JPS58501645A - 最下位プライオリテイ置換え回路を使用するキヤツシユ・メモリ - Google Patents
最下位プライオリテイ置換え回路を使用するキヤツシユ・メモリInfo
- Publication number
- JPS58501645A JPS58501645A JP57503192A JP50319282A JPS58501645A JP S58501645 A JPS58501645 A JP S58501645A JP 57503192 A JP57503192 A JP 57503192A JP 50319282 A JP50319282 A JP 50319282A JP S58501645 A JPS58501645 A JP S58501645A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- cache
- word
- data
- main memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US1982/001294 WO1983001323A1 (en) | 1981-10-02 | 1982-09-22 | Cache memory using a lowest priority replacement circuit |
| US307857 | 1999-05-10 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58501645A true JPS58501645A (ja) | 1983-09-29 |
| JPH0354372B2 JPH0354372B2 (enrdf_load_stackoverflow) | 1991-08-20 |
Family
ID=22168211
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57503192A Granted JPS58501645A (ja) | 1981-10-02 | 1982-09-22 | 最下位プライオリテイ置換え回路を使用するキヤツシユ・メモリ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58501645A (enrdf_load_stackoverflow) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5226124A (en) * | 1975-08-22 | 1977-02-26 | Fujitsu Ltd | Buffer memory control unit |
| JPS55117780A (en) * | 1979-03-05 | 1980-09-10 | Nec Corp | Buffer memory unit |
-
1982
- 1982-09-22 JP JP57503192A patent/JPS58501645A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0354372B2 (enrdf_load_stackoverflow) | 1991-08-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4458310A (en) | Cache memory using a lowest priority replacement circuit | |
| US3967247A (en) | Storage interface unit | |
| JP3510240B2 (ja) | キャッシュメモリー付マルチ処理システム | |
| US5249284A (en) | Method and system for maintaining data coherency between main and cache memories | |
| CN101361049B (zh) | 用于高级高速缓存驱逐候选对象标识的巡查窥探 | |
| JPH0253813B2 (enrdf_load_stackoverflow) | ||
| JPH05127992A (ja) | 2レベルのキヤツシユ・メモリ内の干渉を低減する装置と方法 | |
| JPS6217876Y2 (enrdf_load_stackoverflow) | ||
| EP0535701A1 (en) | Architecture and method for combining static cache memory and dynamic main memory on the same chip (CDRAM) | |
| CN109791521B (zh) | 提供数据访问的原子集的装置及方法 | |
| JPS58501645A (ja) | 最下位プライオリテイ置換え回路を使用するキヤツシユ・メモリ | |
| JPH05198186A (ja) | 連想メモリシステム | |
| JPH01229345A (ja) | データ処理装置 | |
| JP2002366433A (ja) | キャッシュメモリ制御装置およびプロセッサ | |
| JPS5928287A (ja) | キヤツシユバツフア制御装置 | |
| KR960015583B1 (ko) | 다중프로세서의 캐시메모리 필터링장치 | |
| KR940001590B1 (ko) | 블럭읽기 및 쓰기에서의 메모리 엑세스 시간 단축장치 및 방법 | |
| US6408361B1 (en) | Autonomous way specific tag update | |
| US20030101280A1 (en) | Fast jump address algorithm | |
| JP3074897B2 (ja) | メモリ回路 | |
| JPH02136946A (ja) | キャッシュメモリ制御回路 | |
| JP2000066946A (ja) | メモリコントローラ | |
| JPH05151104A (ja) | データ処理装置 | |
| JPH03257643A (ja) | 情報処理装置 | |
| JPH0528042A (ja) | キヤツシユメモリ制御方式 |