JPH0354372B2 - - Google Patents
Info
- Publication number
- JPH0354372B2 JPH0354372B2 JP57503192A JP50319282A JPH0354372B2 JP H0354372 B2 JPH0354372 B2 JP H0354372B2 JP 57503192 A JP57503192 A JP 57503192A JP 50319282 A JP50319282 A JP 50319282A JP H0354372 B2 JPH0354372 B2 JP H0354372B2
- Authority
- JP
- Japan
- Prior art keywords
- word
- memory
- data
- cache
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US1982/001294 WO1983001323A1 (en) | 1981-10-02 | 1982-09-22 | Cache memory using a lowest priority replacement circuit |
| US307857 | 1999-05-10 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58501645A JPS58501645A (ja) | 1983-09-29 |
| JPH0354372B2 true JPH0354372B2 (enrdf_load_stackoverflow) | 1991-08-20 |
Family
ID=22168211
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57503192A Granted JPS58501645A (ja) | 1981-10-02 | 1982-09-22 | 最下位プライオリテイ置換え回路を使用するキヤツシユ・メモリ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58501645A (enrdf_load_stackoverflow) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5226124A (en) * | 1975-08-22 | 1977-02-26 | Fujitsu Ltd | Buffer memory control unit |
| JPS55117780A (en) * | 1979-03-05 | 1980-09-10 | Nec Corp | Buffer memory unit |
-
1982
- 1982-09-22 JP JP57503192A patent/JPS58501645A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5226124A (en) * | 1975-08-22 | 1977-02-26 | Fujitsu Ltd | Buffer memory control unit |
| JPS55117780A (en) * | 1979-03-05 | 1980-09-10 | Nec Corp | Buffer memory unit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58501645A (ja) | 1983-09-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4458310A (en) | Cache memory using a lowest priority replacement circuit | |
| JPS5830319Y2 (ja) | コンピユ−タシステム | |
| KR100190351B1 (ko) | 2-레벨 캐시 메모리의 방해 감소장치 및 방법 | |
| US5829040A (en) | Snooper circuit of a multi-processor system | |
| US5590379A (en) | Method and apparatus for cache memory access with separate fetch and store queues | |
| JPS6118222B2 (enrdf_load_stackoverflow) | ||
| US5249284A (en) | Method and system for maintaining data coherency between main and cache memories | |
| US6065098A (en) | Method for maintaining multi-level cache coherency in a processor with non-inclusive caches and processor implementing the same | |
| JPH0253813B2 (enrdf_load_stackoverflow) | ||
| JPH04271452A (ja) | マルチプロセッサシステム | |
| US5619677A (en) | Data processing system with an enhanced cache memory control | |
| JPS60138653A (ja) | 階層記憶制御方式 | |
| JP3886189B2 (ja) | バースト可でキャッシュ不可のメモリアクセスを支援するマイクロプロセッサ装置 | |
| US4658356A (en) | Control system for updating a change bit | |
| JPH0354372B2 (enrdf_load_stackoverflow) | ||
| KR960015583B1 (ko) | 다중프로세서의 캐시메모리 필터링장치 | |
| EP0352806A2 (en) | Cache memory and access controller using such memory | |
| KR940001590B1 (ko) | 블럭읽기 및 쓰기에서의 메모리 엑세스 시간 단축장치 및 방법 | |
| JPS59173828A (ja) | デ−タ処理システム | |
| JPH0115900B2 (enrdf_load_stackoverflow) | ||
| JPH01226056A (ja) | アドレス変換回路 | |
| JP3219422B2 (ja) | キャッシュメモリ制御方式 | |
| KR960015584B1 (ko) | 다중프로세서의 캐시메모리 필터링방법 | |
| JPH02136946A (ja) | キャッシュメモリ制御回路 | |
| JPH06243045A (ja) | キャッシュメモリ |