JPS5847738B2 - 可変長フィ−ルドのアクセス方法 - Google Patents

可変長フィ−ルドのアクセス方法

Info

Publication number
JPS5847738B2
JPS5847738B2 JP52145769A JP14576977A JPS5847738B2 JP S5847738 B2 JPS5847738 B2 JP S5847738B2 JP 52145769 A JP52145769 A JP 52145769A JP 14576977 A JP14576977 A JP 14576977A JP S5847738 B2 JPS5847738 B2 JP S5847738B2
Authority
JP
Japan
Prior art keywords
register
bit
byte
bus
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52145769A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5383537A (en
Inventor
ゲリー・ウエイン・メイス
ミカエル・イアン・デービス
ロバート・アレン・フード
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS5383537A publication Critical patent/JPS5383537A/ja
Publication of JPS5847738B2 publication Critical patent/JPS5847738B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
  • Storage Device Security (AREA)
JP52145769A 1976-12-28 1977-12-06 可変長フィ−ルドのアクセス方法 Expired JPS5847738B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/755,105 US4103329A (en) 1976-12-28 1976-12-28 Data processing system with improved bit field handling

Publications (2)

Publication Number Publication Date
JPS5383537A JPS5383537A (en) 1978-07-24
JPS5847738B2 true JPS5847738B2 (ja) 1983-10-24

Family

ID=25037752

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52145769A Expired JPS5847738B2 (ja) 1976-12-28 1977-12-06 可変長フィ−ルドのアクセス方法

Country Status (8)

Country Link
US (1) US4103329A (enExample)
JP (1) JPS5847738B2 (enExample)
BR (1) BR7708707A (enExample)
DE (1) DE2756762A1 (enExample)
ES (1) ES464418A1 (enExample)
FR (1) FR2376460A1 (enExample)
GB (1) GB1593053A (enExample)
IT (1) IT1114166B (enExample)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2754890C2 (de) * 1977-12-09 1982-10-28 Ibm Deutschland Gmbh, 7000 Stuttgart Einrichtung zur Programmunterbrechung
US4321665A (en) * 1979-01-31 1982-03-23 Honeywell Information Systems Inc. Data processing system having centralized data alignment for I/O controllers
US4307447A (en) * 1979-06-19 1981-12-22 Gould Inc. Programmable controller
US4388682A (en) * 1979-09-04 1983-06-14 Raytheon Company Microprogrammable instruction translator
JPS5652454A (en) * 1979-10-05 1981-05-11 Hitachi Ltd Input/output control method of variable word length memory
US4287563A (en) * 1979-11-13 1981-09-01 Motorola, Inc. Versatile microprocessor bus interface
US4342081A (en) * 1979-12-12 1982-07-27 Honeywell Information Systems Inc. Tape device adapter
US4520439A (en) * 1981-01-05 1985-05-28 Sperry Corporation Variable field partial write data merge
US4574349A (en) * 1981-03-30 1986-03-04 International Business Machines Corp. Apparatus for addressing a larger number of instruction addressable central processor registers than can be identified by a program instruction
JPS57201940A (en) * 1981-06-04 1982-12-10 Fujitsu Ltd Assignment system for memory digit
US4433377A (en) * 1981-06-29 1984-02-21 Eustis Mary S Data processing with format varying
US4680698A (en) * 1982-11-26 1987-07-14 Inmos Limited High density ROM in separate isolation well on single with chip
WO1986000433A1 (en) * 1984-06-27 1986-01-16 Motorola, Inc. Method and apparatus for a bit field instruction
US5265204A (en) * 1984-10-05 1993-11-23 Hitachi, Ltd. Method and apparatus for bit operational process
US6552730B1 (en) 1984-10-05 2003-04-22 Hitachi, Ltd. Method and apparatus for bit operational process
US5034900A (en) * 1984-10-05 1991-07-23 Hitachi, Ltd. Method and apparatus for bit operational process
JP2914966B2 (ja) * 1984-10-05 1999-07-05 株式会社日立製作所 画像処理方法および装置
US4760515A (en) * 1985-10-28 1988-07-26 International Business Machines Corporation Arbitration apparatus for determining priority of access to a shared bus on a rotating priority basis
DE3539129A1 (de) * 1985-11-05 1987-05-14 Kloeckner Moeller Elektrizit Schaltung zur aufbereitung externer daten fuer mikroprozessoren
JP2520882B2 (ja) * 1986-08-27 1996-07-31 株式会社日立製作所 デ−タ処理装置およびデ−タ処理方法
US5210835A (en) * 1986-08-27 1993-05-11 Ken Sakamura Data processing system having apparatus for increasing the execution speed of bit field instructions
JPS63170736A (ja) * 1987-01-09 1988-07-14 Toshiba Corp マイクロプロセツサ
DE3837847A1 (de) * 1988-02-19 1989-08-31 Hercules Computer Technology N Einrichtung und verfahren zum verschieben eines bitfoermigen datenblocks
US4977497A (en) * 1988-03-23 1990-12-11 Mitsubishi Denki Kabushiki Kaisha Data processor
JPH02306339A (ja) * 1989-02-09 1990-12-19 Nec Corp ビット・アドレシング方式
EP0382246A3 (en) * 1989-02-09 1991-09-11 Nec Corporation Bit addressing system
US5121354A (en) * 1990-03-12 1992-06-09 International Business Machines Corp. Random access memory with access on bit boundaries
JPH06180653A (ja) * 1992-10-02 1994-06-28 Hudson Soft Co Ltd 割り込み処理方法および装置
US5809524A (en) * 1994-01-04 1998-09-15 Intel Corporation Method and apparatus for cache memory replacement line identification
US6061783A (en) * 1996-11-13 2000-05-09 Nortel Networks Corporation Method and apparatus for manipulation of bit fields directly in a memory source
JP3110404B2 (ja) * 1998-11-18 2000-11-20 甲府日本電気株式会社 マイクロプロセッサ装置及びそのソフトウェア命令高速化方法並びにその制御プログラムを記録した記録媒体
US9176847B2 (en) 2013-05-22 2015-11-03 International Business Machines Corporation Managing diagnostic information

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3401375A (en) * 1965-10-01 1968-09-10 Digital Equipment Corp Apparatus for performing character operations
NL6815506A (enExample) * 1968-10-31 1970-05-04
BE758815A (fr) * 1969-11-28 1971-04-16 Burroughs Corp Systeme de traitement d'information presentant des moyens pour la preparation dynamique d'adresses de memoire
US3624616A (en) * 1969-12-04 1971-11-30 Burroughs Corp Dynamic allocation of multidimensional array memory space
BE752149A (nl) * 1970-06-18 1970-12-18 Bell Telephone Mfg Gegevens verwerkend systeem,

Also Published As

Publication number Publication date
US4103329A (en) 1978-07-25
FR2376460B1 (enExample) 1980-08-22
JPS5383537A (en) 1978-07-24
BR7708707A (pt) 1979-07-24
IT1114166B (it) 1986-01-27
DE2756762A1 (de) 1978-07-06
ES464418A1 (es) 1978-09-01
GB1593053A (en) 1981-07-15
FR2376460A1 (fr) 1978-07-28

Similar Documents

Publication Publication Date Title
JPS5847738B2 (ja) 可変長フィ−ルドのアクセス方法
US4047161A (en) Task management apparatus
US3983539A (en) Polymorphic programmable units employing plural levels of sub-instruction sets
US4016545A (en) Plural memory controller apparatus
US4514803A (en) Methods for partitioning mainframe instruction sets to implement microprocessor based emulation thereof
EP0019392B1 (en) Instruction register sequence decoder for microprogrammed data processor and method
EP0138419B1 (en) Central processing unit for a digital computer
US3983541A (en) Polymorphic programmable units employing plural levels of phased sub-instruction sets
US4296470A (en) Link register storage and restore system for use in an instruction pre-fetch micro-processor interrupt system
US4395758A (en) Accelerator processor for a data processing system
US3886523A (en) Micro program data processor having parallel instruction flow streams for plural levels of sub instruction sets
US4558411A (en) Polymorphic programmable units employing plural levels of sub-instruction sets
US4229801A (en) Floating point processor having concurrent exponent/mantissa operation
US3585605A (en) Associative memory data processor
US5249280A (en) Microcomputer having a memory bank switching apparatus for accessing a selected memory bank in an external memory
US4434462A (en) Off-chip access for psuedo-microprogramming in microprocessor
JPS5831014B2 (ja) 命令先取り装置
EP0011412B1 (en) Bipartite control store for microprogrammed data processor
US4312034A (en) ALU and Condition code control unit for data processor
JPS5935056B2 (ja) デ−タ処理装置
US3786434A (en) Full capacity small size microprogrammed control unit
NO324825B1 (no) Atte-bit mikroprosessor med RISC-arkitektur
US4346437A (en) Microcomputer using a double opcode instruction
US4279016A (en) Instruction pre-fetch microprocessor interrupt system
KR19980069757A (ko) 마이크로프로세서 및 멀티프로세서 시스템