JPS583013A - チヤネル制御方式 - Google Patents
チヤネル制御方式Info
- Publication number
- JPS583013A JPS583013A JP56101493A JP10149381A JPS583013A JP S583013 A JPS583013 A JP S583013A JP 56101493 A JP56101493 A JP 56101493A JP 10149381 A JP10149381 A JP 10149381A JP S583013 A JPS583013 A JP S583013A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- input
- instruction
- interrupt
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56101493A JPS583013A (ja) | 1981-06-30 | 1981-06-30 | チヤネル制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56101493A JPS583013A (ja) | 1981-06-30 | 1981-06-30 | チヤネル制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS583013A true JPS583013A (ja) | 1983-01-08 |
| JPS6148185B2 JPS6148185B2 (enExample) | 1986-10-23 |
Family
ID=14302187
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56101493A Granted JPS583013A (ja) | 1981-06-30 | 1981-06-30 | チヤネル制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS583013A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61202257A (ja) * | 1985-03-05 | 1986-09-08 | Fujitsu Ltd | チヤネル初期化制御方式 |
| JPS6273913U (enExample) * | 1985-10-25 | 1987-05-12 |
-
1981
- 1981-06-30 JP JP56101493A patent/JPS583013A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61202257A (ja) * | 1985-03-05 | 1986-09-08 | Fujitsu Ltd | チヤネル初期化制御方式 |
| JPS6273913U (enExample) * | 1985-10-25 | 1987-05-12 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6148185B2 (enExample) | 1986-10-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS583013A (ja) | チヤネル制御方式 | |
| JPS59158425A (ja) | 入出力機器の制御方式 | |
| JPS5941214B2 (ja) | 状態監視方式 | |
| JPS6240538A (ja) | デ−タ処理装置 | |
| JP3481301B2 (ja) | プロセッサ制御装置 | |
| JP2880658B2 (ja) | マルチタスクプログラムの暴走検出装置 | |
| JP2504754B2 (ja) | 中央処理装置 | |
| JPS61211746A (ja) | プログラム実行制御方式 | |
| JPS599927B2 (ja) | デ−タ転送制御方式 | |
| JPS6332642A (ja) | 情報処理装置 | |
| JPH01311346A (ja) | 情報処理装置 | |
| JPH05233576A (ja) | 二重システム | |
| JPS6063662A (ja) | マルチプロセツサシステム | |
| JPS59178693A (ja) | メモリ読み出し方式 | |
| JPH0619727A (ja) | パッケージ実装チェック制御方式 | |
| JPS6326732A (ja) | 割込み処理方式 | |
| JPS60204034A (ja) | 制御記憶装置の書換え制御方式 | |
| JPH0452983B2 (enExample) | ||
| JPS6310247A (ja) | トレ−ス回路 | |
| JPH01255932A (ja) | 命令処理装置 | |
| JPS61143847A (ja) | 中央処理装置 | |
| JPS6083149A (ja) | コンピユ−タ | |
| JPS6052454B2 (ja) | 制御回路 | |
| JPH0219493B2 (enExample) | ||
| JPH1055290A (ja) | エミュレータによるプログラムの不具合検出方法 |