JPS58225467A - マルチプロセツサシステムにおけるインタロツク方式 - Google Patents
マルチプロセツサシステムにおけるインタロツク方式Info
- Publication number
- JPS58225467A JPS58225467A JP10951282A JP10951282A JPS58225467A JP S58225467 A JPS58225467 A JP S58225467A JP 10951282 A JP10951282 A JP 10951282A JP 10951282 A JP10951282 A JP 10951282A JP S58225467 A JPS58225467 A JP S58225467A
- Authority
- JP
- Japan
- Prior art keywords
- interlock
- processor
- signal
- output
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10951282A JPS58225467A (ja) | 1982-06-25 | 1982-06-25 | マルチプロセツサシステムにおけるインタロツク方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10951282A JPS58225467A (ja) | 1982-06-25 | 1982-06-25 | マルチプロセツサシステムにおけるインタロツク方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58225467A true JPS58225467A (ja) | 1983-12-27 |
JPH0467226B2 JPH0467226B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-10-27 |
Family
ID=14512138
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10951282A Granted JPS58225467A (ja) | 1982-06-25 | 1982-06-25 | マルチプロセツサシステムにおけるインタロツク方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58225467A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61198355A (ja) * | 1985-02-28 | 1986-09-02 | Toshiba Corp | マルチプロセツサシステム |
JPH03196249A (ja) * | 1989-12-25 | 1991-08-27 | Hitachi Ltd | 多重プロセッサシステム |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51131232A (en) * | 1975-05-12 | 1976-11-15 | Toshiba Corp | Computer composit system |
JPS5289438A (en) * | 1976-01-21 | 1977-07-27 | Hitachi Ltd | Request selection device |
-
1982
- 1982-06-25 JP JP10951282A patent/JPS58225467A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51131232A (en) * | 1975-05-12 | 1976-11-15 | Toshiba Corp | Computer composit system |
JPS5289438A (en) * | 1976-01-21 | 1977-07-27 | Hitachi Ltd | Request selection device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61198355A (ja) * | 1985-02-28 | 1986-09-02 | Toshiba Corp | マルチプロセツサシステム |
JPH03196249A (ja) * | 1989-12-25 | 1991-08-27 | Hitachi Ltd | 多重プロセッサシステム |
Also Published As
Publication number | Publication date |
---|---|
JPH0467226B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-10-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970011207B1 (ko) | 원자 억세스를 제공하는 레지스터가 소프트웨어 인터록 없이 공유된 레지스터의 개별 비트를 세트하고 클리어하기 위한 방법 및 장치 | |
US5991872A (en) | Processor | |
JPS58225467A (ja) | マルチプロセツサシステムにおけるインタロツク方式 | |
JP3661852B2 (ja) | ライブラリに権利を割り当てるためのシステムを備える保護されたマイクロプロセッサ | |
IT8224400A1 (it) | Organizzazione di memoria di controllo | |
JPS5834856B2 (ja) | キオクセイギヨソウチ | |
JPS58101360A (ja) | デ−タ処理装置 | |
JPS59225469A (ja) | 共有メモリ排他制御方式 | |
JPH02128266A (ja) | 保護機能付レジスタ | |
JPH047764A (ja) | マルチプロセッサ装置 | |
JPS60243763A (ja) | デユアルポ−トメモリ制御回路 | |
JPH02100755A (ja) | 情報処理装置 | |
JPH0256663A (ja) | ロツクデータ設定装置 | |
JP2847863B2 (ja) | マイクロプロセッサ割込み制御方式 | |
JPH086905A (ja) | マルチポートramのアクセス調停回路 | |
JPS61131125A (ja) | 情報処理装置 | |
JPH0322055A (ja) | マイクロプロセッサ | |
JPH0217563A (ja) | 共有メモリの初期化方法 | |
JPS59100966A (ja) | マルチプロセツサシステムの共有バス制御方式 | |
JPS58223851A (ja) | デ−タ処理装置 | |
JPH04112349A (ja) | 共有バス制御方式の処理システム | |
JPH0477821A (ja) | デコード機能付きメモリ | |
JPH0823849B2 (ja) | メモリ読出レジスタ制御装置 | |
JPH02304667A (ja) | 情報転送制御方式 | |
JPH0414369B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |