JPS58207748A - データ転送路接続制御方式 - Google Patents

データ転送路接続制御方式

Info

Publication number
JPS58207748A
JPS58207748A JP9182682A JP9182682A JPS58207748A JP S58207748 A JPS58207748 A JP S58207748A JP 9182682 A JP9182682 A JP 9182682A JP 9182682 A JP9182682 A JP 9182682A JP S58207748 A JPS58207748 A JP S58207748A
Authority
JP
Japan
Prior art keywords
data
communication network
memories
packet
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9182682A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0158542B2 (https=
Inventor
Masato Amamiya
雨宮　真人
Osamu Nakamura
修 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Inc
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP9182682A priority Critical patent/JPS58207748A/ja
Publication of JPS58207748A publication Critical patent/JPS58207748A/ja
Publication of JPH0158542B2 publication Critical patent/JPH0158542B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/50—Circuit switching systems, i.e. systems in which the path is physically permanent during the communication
    • H04L12/52—Circuit switching systems, i.e. systems in which the path is physically permanent during the communication using time division techniques

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Multi Processors (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP9182682A 1982-05-28 1982-05-28 データ転送路接続制御方式 Granted JPS58207748A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9182682A JPS58207748A (ja) 1982-05-28 1982-05-28 データ転送路接続制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9182682A JPS58207748A (ja) 1982-05-28 1982-05-28 データ転送路接続制御方式

Publications (2)

Publication Number Publication Date
JPS58207748A true JPS58207748A (ja) 1983-12-03
JPH0158542B2 JPH0158542B2 (https=) 1989-12-12

Family

ID=14037412

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9182682A Granted JPS58207748A (ja) 1982-05-28 1982-05-28 データ転送路接続制御方式

Country Status (1)

Country Link
JP (1) JPS58207748A (https=)

Also Published As

Publication number Publication date
JPH0158542B2 (https=) 1989-12-12

Similar Documents

Publication Publication Date Title
US5175733A (en) Adaptive message routing for multi-dimensional networks
US3916380A (en) Multi-computer multiple data path hardware exchange system
JP4322451B2 (ja) Ｄｓｐメモリ間あるいはｄｓｐメモリとｃｐｕ用メモリ（ｄｐｒａｍ）間データ転送方式
US6651131B1 (en) High bandwidth network and storage card
EP2230606A2 (en) System having a plurality of nodes connected in multi-dimensional matrix, method of controlling system and apparatus
JPH0581216A (ja) 並列プロセツサ
RU2283507C2 (ru) Способ и устройство для реконфигурируемого процессора
US7035956B2 (en) Transmission control circuit, reception control circuit, communications control circuit, and communications control unit
JP3907385B2 (ja) データ駆動型情報処理装置およびその実行制御方法
EP0304285A2 (en) Network control system
JPS58207748A (ja) データ転送路接続制御方式
JPH064401A (ja) メモリアクセス回路
JPS63136395A (ja) 半導体記憶装置
JP3260515B2 (ja) 複数ポート記憶装置のインタフェース回路
JP3821377B2 (ja) 双方向リングネットワーク、ノード装置、および双方向リングネットワークのルーティング情報構成方法
KR930005844B1 (ko) 회선방식 다단 상호 접속망용 스위칭 소자.
Lee AN INTERFACE PROCESSOR FOR A HIGH SPEED RECIRCULATING DATA NETWORK.
JPS6149538A (ja) ル−プ式デ−タ伝送装置
JPH056333A (ja) マルチプロセサシステム
US20060112207A1 (en) Data transfer apparatus
JPH07110798A (ja) 並列処理システム
JPS5911427A (ja) 伝送装置
JP3233470B2 (ja) コンピュータシステム
JP2966051B2 (ja) プロセッサ装置
JPH0414339A (ja) 端末装置