JPS58179994A - ラツチ回路 - Google Patents
ラツチ回路Info
- Publication number
- JPS58179994A JPS58179994A JP57062962A JP6296282A JPS58179994A JP S58179994 A JPS58179994 A JP S58179994A JP 57062962 A JP57062962 A JP 57062962A JP 6296282 A JP6296282 A JP 6296282A JP S58179994 A JPS58179994 A JP S58179994A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- level
- clock signal
- circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001360 synchronised effect Effects 0.000 claims abstract description 9
- 101150103383 phiA gene Proteins 0.000 abstract 3
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 235000001674 Agaricus brunnescens Nutrition 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
Landscapes
- Read Only Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57062962A JPS58179994A (ja) | 1982-04-15 | 1982-04-15 | ラツチ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57062962A JPS58179994A (ja) | 1982-04-15 | 1982-04-15 | ラツチ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58179994A true JPS58179994A (ja) | 1983-10-21 |
JPS6137716B2 JPS6137716B2 (en, 2012) | 1986-08-25 |
Family
ID=13215454
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57062962A Granted JPS58179994A (ja) | 1982-04-15 | 1982-04-15 | ラツチ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58179994A (en, 2012) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0236908U (en, 2012) * | 1988-09-05 | 1990-03-12 |
-
1982
- 1982-04-15 JP JP57062962A patent/JPS58179994A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6137716B2 (en, 2012) | 1986-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4617549A (en) | Monolithically integrable MOS-comparator circuit | |
EP0326296A2 (en) | High-speed data latch with zero data hold time | |
US4074148A (en) | Address buffer circuit in semiconductor memory | |
US5087835A (en) | Positive edge triggered synchronized pulse generator | |
US6617902B2 (en) | Semiconductor memory and holding device | |
US4104733A (en) | Address selecting circuitry for semiconductor memory device | |
JPH0261821B2 (en, 2012) | ||
US4129793A (en) | High speed true/complement driver | |
JP2006025241A (ja) | 電圧レベル変換回路 | |
JPS58179994A (ja) | ラツチ回路 | |
US4034242A (en) | Logic circuits and on-chip four phase FET clock generator made therefrom | |
JPS607224A (ja) | デ−タラツチ回路 | |
US4760281A (en) | Clock signal generating circuit | |
GB2120034A (en) | Clocked logic circuit | |
JP3055165B2 (ja) | 出力バッファ回路 | |
JP2600481B2 (ja) | 半導体集積回路 | |
JPH0254690B2 (en, 2012) | ||
JP3231499B2 (ja) | 半導体集積回路 | |
JP2569750B2 (ja) | 同期型ドライバ回路 | |
JPH05218851A (ja) | 半導体回路 | |
JPH02186827A (ja) | 半導体集積回路 | |
JPS62231521A (ja) | 半導体集積回路 | |
JPS62273693A (ja) | デコ−ド回路 | |
SU1555831A1 (ru) | Триггерное устройство | |
JPH1116345A (ja) | カウンタ回路及びそれを用いた半導体メモリ装置 |