JPS58177583A - Ｒａｍ制御回路 - Google Patents

Ｒａｍ制御回路

Info

Publication number
JPS58177583A
JPS58177583A JP57059047A JP5904782A JPS58177583A JP S58177583 A JPS58177583 A JP S58177583A JP 57059047 A JP57059047 A JP 57059047A JP 5904782 A JP5904782 A JP 5904782A JP S58177583 A JPS58177583 A JP S58177583A
Authority
JP
Japan
Prior art keywords
data
ram
read
control circuit
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57059047A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0413794B2 (cs
Inventor
Yasuaki Kawamura
川村　靖明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP57059047A priority Critical patent/JPS58177583A/ja
Publication of JPS58177583A publication Critical patent/JPS58177583A/ja
Publication of JPH0413794B2 publication Critical patent/JPH0413794B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers

Landscapes

  • Static Random-Access Memory (AREA)
JP57059047A 1982-04-09 1982-04-09 Ｒａｍ制御回路 Granted JPS58177583A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57059047A JPS58177583A (ja) 1982-04-09 1982-04-09 Ｒａｍ制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57059047A JPS58177583A (ja) 1982-04-09 1982-04-09 Ｒａｍ制御回路

Publications (2)

Publication Number Publication Date
JPS58177583A true JPS58177583A (ja) 1983-10-18
JPH0413794B2 JPH0413794B2 (cs) 1992-03-10

Family

ID=13102006

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57059047A Granted JPS58177583A (ja) 1982-04-09 1982-04-09 Ｒａｍ制御回路

Country Status (1)

Country Link
JP (1) JPS58177583A (cs)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56130884A (en) * 1980-03-14 1981-10-14 Toshiba Corp Semiconductor memory device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56130884A (en) * 1980-03-14 1981-10-14 Toshiba Corp Semiconductor memory device

Also Published As

Publication number Publication date
JPH0413794B2 (cs) 1992-03-10

Similar Documents

Publication Publication Date Title
US4680738A (en) Memory with sequential mode
KR880013168A (ko) 반도체 기억장치
US4570222A (en) Information processor having information correcting function
US7490190B2 (en) Method and system for local memory addressing in single instruction, multiple data computer system
EP0182375A2 (en) Apparatus for storing multi-bit pixel data
US6629215B2 (en) Multiple port memory apparatus
JPS58177583A (ja) Ｒａｍ制御回路
JPH0233799A (ja) 半導体記録装置のデコード方法およびその装置
JPS5827439Y2 (ja) モリの番地選択回路
JP2812292B2 (ja) 画像処理装置
US4775929A (en) Time partitioned bus arrangement
JPS61120260A (ja) 順次デ−タ記憶回路のアクセス装置
JPS63269393A (ja) 多ポ−ト半導体記憶素子
JPS6168636A (ja) デ−タ処理装置
JPS6346686A (ja) 半導体記憶装置
JP2547256B2 (ja) Ｄｍａ装置
JPS58111171A (ja) メモリアクセス方式
JPS6089256A (ja) フアイル制御装置
JPH05324464A (ja) メモリ回路
JPS59180870A (ja) 半導体記憶装置
JPS6175444A (ja) レジスタフアイル集積回路
JPS5930295A (ja) 半導体メモリのアクセス方式
JPH04182987A (ja) レジスタ回路
JPH02137194A (ja) 内容番地付可能メモリ
JPH06131882A (ja) 半導体記憶装置