JPS5817656A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS5817656A JPS5817656A JP56115068A JP11506881A JPS5817656A JP S5817656 A JPS5817656 A JP S5817656A JP 56115068 A JP56115068 A JP 56115068A JP 11506881 A JP11506881 A JP 11506881A JP S5817656 A JPS5817656 A JP S5817656A
- Authority
- JP
- Japan
- Prior art keywords
- mask
- oxidation
- film
- region
- well
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/859—Complementary IGFETs, e.g. CMOS comprising both N-type and P-type wells, e.g. twin-tub
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56115068A JPS5817656A (ja) | 1981-07-24 | 1981-07-24 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56115068A JPS5817656A (ja) | 1981-07-24 | 1981-07-24 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5817656A true JPS5817656A (ja) | 1983-02-01 |
JPH0115148B2 JPH0115148B2 (enrdf_load_stackoverflow) | 1989-03-15 |
Family
ID=14653378
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56115068A Granted JPS5817656A (ja) | 1981-07-24 | 1981-07-24 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5817656A (enrdf_load_stackoverflow) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6097663A (ja) * | 1983-10-07 | 1985-05-31 | エヌ・ベー・フイリツプス・フルーイランペンフアブリケン | 集積回路 |
US5091332A (en) * | 1990-11-19 | 1992-02-25 | Intel Corporation | Semiconductor field oxidation process |
US5661067A (en) * | 1995-07-26 | 1997-08-26 | Lg Semicon Co., Ltd. | Method for forming twin well |
US5698458A (en) * | 1994-09-30 | 1997-12-16 | United Microelectronics Corporation | Multiple well device and process of manufacture |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57107066A (en) * | 1980-12-25 | 1982-07-03 | Toshiba Corp | Complementary semiconductor device and manufacture thereof |
-
1981
- 1981-07-24 JP JP56115068A patent/JPS5817656A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57107066A (en) * | 1980-12-25 | 1982-07-03 | Toshiba Corp | Complementary semiconductor device and manufacture thereof |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6097663A (ja) * | 1983-10-07 | 1985-05-31 | エヌ・ベー・フイリツプス・フルーイランペンフアブリケン | 集積回路 |
US5091332A (en) * | 1990-11-19 | 1992-02-25 | Intel Corporation | Semiconductor field oxidation process |
US5698458A (en) * | 1994-09-30 | 1997-12-16 | United Microelectronics Corporation | Multiple well device and process of manufacture |
US5661067A (en) * | 1995-07-26 | 1997-08-26 | Lg Semicon Co., Ltd. | Method for forming twin well |
Also Published As
Publication number | Publication date |
---|---|
JPH0115148B2 (enrdf_load_stackoverflow) | 1989-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4295266A (en) | Method of manufacturing bulk CMOS integrated circuits | |
US4046606A (en) | Simultaneous location of areas having different conductivities | |
JPS6151923A (ja) | 2つのポジテイブフオトレジスト層を重ねる方法 | |
JPH02219253A (ja) | 半導体集積回路装置の製造方法 | |
JPH0648716B2 (ja) | 集積回路装置の製法 | |
JPS5817656A (ja) | 半導体装置の製造方法 | |
JPS5854638A (ja) | 半導体装置の製造方法 | |
JPS6360549B2 (enrdf_load_stackoverflow) | ||
JPS6115595B2 (enrdf_load_stackoverflow) | ||
JPS5817655A (ja) | 半導体装置の製造方法 | |
JPS6310896B2 (enrdf_load_stackoverflow) | ||
JPH05283404A (ja) | 半導体装置の素子分離領域製造方法 | |
US5830796A (en) | Method of manufacturing a semiconductor device using trench isolation | |
JPH0316150A (ja) | 半導体素子の製造方法 | |
KR930000327B1 (ko) | 초대규모 집적회로 씨모스 트랜지스터 및 그 제조방법 | |
JPH039558A (ja) | Cmos型半導体装置の製造方法 | |
JPS624866B2 (enrdf_load_stackoverflow) | ||
KR100256803B1 (ko) | 반도체 소자의 얇은 접합 형성방법 | |
JPS6043028B2 (ja) | 半導体装置の製造方法 | |
JPS62239563A (ja) | 半導体装置の製造方法 | |
JPS6032990B2 (ja) | 半導体装置の製造方法 | |
JPH02119172A (ja) | 半導体装置の製法 | |
JPS63153862A (ja) | 半導体装置の製造方法 | |
JPS63244871A (ja) | 半導体装置の製造方法 | |
JPS6248059A (ja) | 半導体装置の製造方法 |