JPS58175200A - 記憶システムのチエツク方式 - Google Patents
記憶システムのチエツク方式Info
- Publication number
- JPS58175200A JPS58175200A JP57058808A JP5880882A JPS58175200A JP S58175200 A JPS58175200 A JP S58175200A JP 57058808 A JP57058808 A JP 57058808A JP 5880882 A JP5880882 A JP 5880882A JP S58175200 A JPS58175200 A JP S58175200A
- Authority
- JP
- Japan
- Prior art keywords
- write data
- bit
- error correction
- storage device
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57058808A JPS58175200A (ja) | 1982-04-08 | 1982-04-08 | 記憶システムのチエツク方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57058808A JPS58175200A (ja) | 1982-04-08 | 1982-04-08 | 記憶システムのチエツク方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58175200A true JPS58175200A (ja) | 1983-10-14 |
| JPS6235703B2 JPS6235703B2 (enrdf_load_stackoverflow) | 1987-08-03 |
Family
ID=13094897
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57058808A Granted JPS58175200A (ja) | 1982-04-08 | 1982-04-08 | 記憶システムのチエツク方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58175200A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61139857A (ja) * | 1984-12-12 | 1986-06-27 | Fujitsu Ltd | メモリ回路の検査方式 |
| JPH0414149A (ja) * | 1990-05-08 | 1992-01-20 | Yamatake Honeywell Co Ltd | パリティチェック回路のテスト装置 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5294744A (en) * | 1976-02-04 | 1977-08-09 | Hitachi Ltd | Diagnosis system for error detection and correction circuits |
| JPS5425637A (en) * | 1977-07-29 | 1979-02-26 | Fujitsu Ltd | Memory unit |
-
1982
- 1982-04-08 JP JP57058808A patent/JPS58175200A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5294744A (en) * | 1976-02-04 | 1977-08-09 | Hitachi Ltd | Diagnosis system for error detection and correction circuits |
| JPS5425637A (en) * | 1977-07-29 | 1979-02-26 | Fujitsu Ltd | Memory unit |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61139857A (ja) * | 1984-12-12 | 1986-06-27 | Fujitsu Ltd | メモリ回路の検査方式 |
| JPH0414149A (ja) * | 1990-05-08 | 1992-01-20 | Yamatake Honeywell Co Ltd | パリティチェック回路のテスト装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6235703B2 (enrdf_load_stackoverflow) | 1987-08-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3898443A (en) | Memory fault correction system | |
| JPS58175200A (ja) | 記憶システムのチエツク方式 | |
| US4225959A (en) | Tri-state bussing system | |
| JPH04115340A (ja) | 二重化記憶回路 | |
| JPS61110247A (ja) | 記憶装置 | |
| JPS6125259A (ja) | 記憶装置の再書込制御方式 | |
| JPS5870498A (ja) | メモリデ−タ補償方式 | |
| JPH0520215A (ja) | 情報処理装置 | |
| JPS5860497A (ja) | 誤り検出制御方式 | |
| JPH0250500B2 (enrdf_load_stackoverflow) | ||
| JPS5927936B2 (ja) | 部分書込み制御線のパリテイビツト発生方式 | |
| JPS641817B2 (enrdf_load_stackoverflow) | ||
| JPS61294556A (ja) | プログラム誤動作検出方式 | |
| JPS60205639A (ja) | アドレスストツプ回路 | |
| JPH04218849A (ja) | 記憶装置 | |
| JPH01133147A (ja) | データ処理装置 | |
| JPH05181758A (ja) | 記憶装置 | |
| JPH08166891A (ja) | フォールトトレラントコンピュータシステム | |
| JPS59162697A (ja) | 制御記憶のエラ−修正方式 | |
| JPS6227424B2 (enrdf_load_stackoverflow) | ||
| JPS6395550A (ja) | メモリ装置 | |
| JPS6174043A (ja) | 記憶制御方式 | |
| JPS58169253A (ja) | 誤り検出方式 | |
| JPS63170756A (ja) | 主記憶イニシヤライズ方式 | |
| JPS59109950A (ja) | 制御記憶装置のエラ−処理方式 |