JPS58169662A - システム運転方式 - Google Patents

システム運転方式

Info

Publication number
JPS58169662A
JPS58169662A JP57052974A JP5297482A JPS58169662A JP S58169662 A JPS58169662 A JP S58169662A JP 57052974 A JP57052974 A JP 57052974A JP 5297482 A JP5297482 A JP 5297482A JP S58169662 A JPS58169662 A JP S58169662A
Authority
JP
Japan
Prior art keywords
memory
common
individual
page
common memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57052974A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0361216B2 (enExample
Inventor
Tetsuo Nishino
西野 哲男
Kazumi Akiyoshi
秋好 一己
Eisuke Iwabuchi
岩「淵」 英介
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57052974A priority Critical patent/JPS58169662A/ja
Publication of JPS58169662A publication Critical patent/JPS58169662A/ja
Publication of JPH0361216B2 publication Critical patent/JPH0361216B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70Masking faults in memories by using spares or by reconfiguring
    • G11C29/76Masking faults in memories by using spares or by reconfiguring using address translation or modifications
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G06F11/0724Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
JP57052974A 1982-03-31 1982-03-31 システム運転方式 Granted JPS58169662A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57052974A JPS58169662A (ja) 1982-03-31 1982-03-31 システム運転方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57052974A JPS58169662A (ja) 1982-03-31 1982-03-31 システム運転方式

Publications (2)

Publication Number Publication Date
JPS58169662A true JPS58169662A (ja) 1983-10-06
JPH0361216B2 JPH0361216B2 (enExample) 1991-09-19

Family

ID=12929862

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57052974A Granted JPS58169662A (ja) 1982-03-31 1982-03-31 システム運転方式

Country Status (1)

Country Link
JP (1) JPS58169662A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7251744B1 (en) * 2004-01-21 2007-07-31 Advanced Micro Devices Inc. Memory check architecture and method for a multiprocessor computer system
GB2458711A (en) * 2008-03-26 2009-09-30 Symbian Software Ltd Replacing bad blocks in a main partition of memory with blocks from a secondary partition which can be used as a swap partition

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5143653A (ja) * 1974-10-11 1976-04-14 Fujitsu Ltd Akusesuseigyohoshiki

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5143653A (ja) * 1974-10-11 1976-04-14 Fujitsu Ltd Akusesuseigyohoshiki

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7251744B1 (en) * 2004-01-21 2007-07-31 Advanced Micro Devices Inc. Memory check architecture and method for a multiprocessor computer system
GB2458711A (en) * 2008-03-26 2009-09-30 Symbian Software Ltd Replacing bad blocks in a main partition of memory with blocks from a secondary partition which can be used as a swap partition

Also Published As

Publication number Publication date
JPH0361216B2 (enExample) 1991-09-19

Similar Documents

Publication Publication Date Title
US8103825B2 (en) System and method for providing performance-enhanced rebuild of a solid-state drive (SSD) in a solid-state drive hard disk drive (SSD HDD) redundant array of inexpensive disks 1 (RAID 1) pair
US20090327603A1 (en) System including solid state drives paired with hard disk drives in a RAID 1 configuration and a method for providing/implementing said system
US6591335B1 (en) Fault tolerant dual cache system
Grossman Evolution of the DASD storage control
JPS58169662A (ja) システム運転方式
US20080313413A1 (en) Method and Device for Insuring Consistent Memory Contents in Redundant Memory Units
JPH07121315A (ja) ディスクアレイ
JPH02294723A (ja) 補助記憶装置の2重化制御方法
JPS62226500A (ja) メモリアクセス方式
JPS6134645A (ja) 二重化メモリ制御方式
JPS59180897A (ja) バツテリバツクアツプメモリの二重化方式
JP4146045B2 (ja) 電子計算機
JP2682707B2 (ja) プログラマブル制御装置
JPH08179994A (ja) コンピュータシステム
JPH0635747A (ja) デバッグ支援装置
JP3817818B2 (ja) 二重化ボリュームの等価性保証処理装置および二重化ボリュームの等価性保証処理方法
JPH083807B2 (ja) 2重化磁気デイスク装置の自動切換装置
JP3463696B2 (ja) オンラインガーベッジコレクション処理方法
JPH0727468B2 (ja) 二重化情報処理装置
JPH0795311B2 (ja) 二重化処理装置
Sicola The architecture and design of HS-series StorageWorks Array Controllers
JPS61134859A (ja) メモリのバツクアツプ制御方式
JP2000305721A (ja) データディスクアレイ装置
JPS61147344A (ja) 電子計算機システム
JPS60138605A (ja) コントロ−ラのバツクアツプシステム