JPS58168126A - デ−タ転送制御方式 - Google Patents
デ−タ転送制御方式Info
- Publication number
- JPS58168126A JPS58168126A JP5072382A JP5072382A JPS58168126A JP S58168126 A JPS58168126 A JP S58168126A JP 5072382 A JP5072382 A JP 5072382A JP 5072382 A JP5072382 A JP 5072382A JP S58168126 A JPS58168126 A JP S58168126A
- Authority
- JP
- Japan
- Prior art keywords
- command
- systems
- information
- data transfer
- interruption
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5072382A JPS58168126A (ja) | 1982-03-29 | 1982-03-29 | デ−タ転送制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5072382A JPS58168126A (ja) | 1982-03-29 | 1982-03-29 | デ−タ転送制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58168126A true JPS58168126A (ja) | 1983-10-04 |
| JPS6224828B2 JPS6224828B2 (enExample) | 1987-05-30 |
Family
ID=12866786
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5072382A Granted JPS58168126A (ja) | 1982-03-29 | 1982-03-29 | デ−タ転送制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58168126A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013179496A1 (ja) | 2012-05-29 | 2013-12-05 | Jfeスチール株式会社 | 金属管の拡管製造方法 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5779541A (en) * | 1980-11-05 | 1982-05-18 | Nippon Telegr & Teleph Corp <Ntt> | Interprocessor communication system |
-
1982
- 1982-03-29 JP JP5072382A patent/JPS58168126A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5779541A (en) * | 1980-11-05 | 1982-05-18 | Nippon Telegr & Teleph Corp <Ntt> | Interprocessor communication system |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6224828B2 (enExample) | 1987-05-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0196331A1 (en) | METHOD AND DEVICE FOR ORDERING MULTIPROCESSOR OPERATIONS IN A MULTIPROCESSOR SYSTEM. | |
| US5410650A (en) | Message control system for data communication system | |
| US4417303A (en) | Multi-processor data communication bus structure | |
| JPH07104826B2 (ja) | 転送制御装置 | |
| JP2001333137A (ja) | 自主動作通信制御装置及び自主動作通信制御方法 | |
| JPS58168126A (ja) | デ−タ転送制御方式 | |
| JP3626292B2 (ja) | バスインタフェース制御方式 | |
| EP0251234A2 (en) | Multiprocessor interrupt level change synchronization apparatus | |
| JPS61183763A (ja) | バス制御装置 | |
| JPS5932809B2 (ja) | Dmaチヤネルのバス使用権制御方法 | |
| JPS6055752A (ja) | パケツト処理方式 | |
| JP2573790B2 (ja) | 転送制御装置 | |
| JPS638500B2 (enExample) | ||
| JPH04106651A (ja) | システムバスの制御装置 | |
| JPS6154556A (ja) | メモリ間デ−タ転送方式 | |
| JPS59202527A (ja) | バス制御方式 | |
| JPH01112452A (ja) | デイスクキヤツシユ制御方式 | |
| JPS616755A (ja) | デ−タ転送方式 | |
| JPH08125671A (ja) | データ伝送方法 | |
| JPH0651910A (ja) | 二重化バス装置 | |
| JPH04148266A (ja) | マルチプロセッサシステム | |
| JPH01147763A (ja) | 端末集信装置の入出力制御方式 | |
| JPH0354374B2 (enExample) | ||
| JPH0524542B2 (enExample) | ||
| JPH0782468B2 (ja) | 転送制御装置 |