JPS58161046A - 割込み制御回路 - Google Patents

割込み制御回路

Info

Publication number
JPS58161046A
JPS58161046A JP57042691A JP4269182A JPS58161046A JP S58161046 A JPS58161046 A JP S58161046A JP 57042691 A JP57042691 A JP 57042691A JP 4269182 A JP4269182 A JP 4269182A JP S58161046 A JPS58161046 A JP S58161046A
Authority
JP
Japan
Prior art keywords
interrupt
vector address
address
program
vector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57042691A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0259492B2 (enrdf_load_stackoverflow
Inventor
Teruichi Watanabe
渡辺　照一
Yasuo Matsuzawa
松沢　泰生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Microcomputer System Ltd
Hitachi Ltd
Original Assignee
Hitachi Ltd
Hitachi Microcomputer Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Microcomputer Engineering Ltd filed Critical Hitachi Ltd
Priority to JP57042691A priority Critical patent/JPS58161046A/ja
Publication of JPS58161046A publication Critical patent/JPS58161046A/ja
Publication of JPH0259492B2 publication Critical patent/JPH0259492B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP57042691A 1982-03-19 1982-03-19 割込み制御回路 Granted JPS58161046A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57042691A JPS58161046A (ja) 1982-03-19 1982-03-19 割込み制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57042691A JPS58161046A (ja) 1982-03-19 1982-03-19 割込み制御回路

Publications (2)

Publication Number Publication Date
JPS58161046A true JPS58161046A (ja) 1983-09-24
JPH0259492B2 JPH0259492B2 (enrdf_load_stackoverflow) 1990-12-12

Family

ID=12643058

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57042691A Granted JPS58161046A (ja) 1982-03-19 1982-03-19 割込み制御回路

Country Status (1)

Country Link
JP (1) JPS58161046A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02240758A (ja) * 1989-03-14 1990-09-25 Fujitsu Ltd 割込ベクタ制御方式
US5500809A (en) * 1992-08-31 1996-03-19 Sharp Kabushiki Kaisha Microcomputer system provided with mechanism for controlling operation of program

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02240758A (ja) * 1989-03-14 1990-09-25 Fujitsu Ltd 割込ベクタ制御方式
US5500809A (en) * 1992-08-31 1996-03-19 Sharp Kabushiki Kaisha Microcomputer system provided with mechanism for controlling operation of program

Also Published As

Publication number Publication date
JPH0259492B2 (enrdf_load_stackoverflow) 1990-12-12

Similar Documents

Publication Publication Date Title
US4924382A (en) Debugging microprocessor capable of switching between emulation and monitor without accessing stack area
JP3676882B2 (ja) マイクロプロセッサ及びその周辺装置
US5361348A (en) Debug circuit of a signal processor
US4807185A (en) Stack pointer control circuit
US4095268A (en) System for stopping and restarting the operation of a data processor
JP2001067235A (ja) 割込コントローラ及びマイクロコンピュータ
JPS58161046A (ja) 割込み制御回路
JPS593524A (ja) リセツト動作制御方式
JPS5826043B2 (ja) プロセツサのリセツト方式
JPS5854418A (ja) 割込み処理方式
JPS5916054A (ja) マイクロ・プロセツサ
JPH0814779B2 (ja) 演算制御装置の初期化方法
KR940011045B1 (ko) 마이크로 컨트롤 유닛의 인터럽트 백터 어드레싱 방법
JPH0554137B2 (enrdf_load_stackoverflow)
KR100442290B1 (ko) 프로그램 카운터 제어회로
JPH0683986A (ja) シングルチップ・マイクロコンピュータ
JP3729250B2 (ja) 情報処理装置及び電子機器
JPS63117396A (ja) 不揮発性半導体記憶装置
JP2004280789A (ja) 半導体集積回路装置およびマイクロコンピュータ開発支援装置
JPH0531773B2 (enrdf_load_stackoverflow)
JPS63298657A (ja) Ｉｐｌ方式
JPS5960551A (ja) メモリアクセス制御装置
JPS6399948U (enrdf_load_stackoverflow)
JPH03208132A (ja) シングルチツプマイクロコンピユータ
JP2000076078A (ja) マイクロコンピュータ