JPS58153489A - 時分割交換方式における通話路メモリのアドレス変換方式 - Google Patents
時分割交換方式における通話路メモリのアドレス変換方式Info
- Publication number
- JPS58153489A JPS58153489A JP3686982A JP3686982A JPS58153489A JP S58153489 A JPS58153489 A JP S58153489A JP 3686982 A JP3686982 A JP 3686982A JP 3686982 A JP3686982 A JP 3686982A JP S58153489 A JPS58153489 A JP S58153489A
- Authority
- JP
- Japan
- Prior art keywords
- address
- memory
- communication path
- area
- spm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Monitoring And Testing Of Exchanges (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3686982A JPS58153489A (ja) | 1982-03-09 | 1982-03-09 | 時分割交換方式における通話路メモリのアドレス変換方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3686982A JPS58153489A (ja) | 1982-03-09 | 1982-03-09 | 時分割交換方式における通話路メモリのアドレス変換方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58153489A true JPS58153489A (ja) | 1983-09-12 |
JPS642319B2 JPS642319B2 (enrdf_load_stackoverflow) | 1989-01-17 |
Family
ID=12481785
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3686982A Granted JPS58153489A (ja) | 1982-03-09 | 1982-03-09 | 時分割交換方式における通話路メモリのアドレス変換方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58153489A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63132598A (ja) * | 1986-11-25 | 1988-06-04 | Hitachi Ltd | 時間スイッチメモリ救済方法 |
-
1982
- 1982-03-09 JP JP3686982A patent/JPS58153489A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63132598A (ja) * | 1986-11-25 | 1988-06-04 | Hitachi Ltd | 時間スイッチメモリ救済方法 |
Also Published As
Publication number | Publication date |
---|---|
JPS642319B2 (enrdf_load_stackoverflow) | 1989-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4771420A (en) | Time slot interchange digital switched matrix | |
US4306303A (en) | Switching of digital signals | |
EP1068714B1 (en) | Redundant switching arrangement | |
JPH07154883A (ja) | 複数個のデータフレーム中に可変データを挿入する装置と方法 | |
US5260937A (en) | Power conserving technique for a communications terminal time slot interchanger | |
US7944876B2 (en) | Time slot interchange switch with bit error rate testing | |
JPS58153489A (ja) | 時分割交換方式における通話路メモリのアドレス変換方式 | |
US6680939B1 (en) | Expandable router | |
US20050270870A1 (en) | Time slot interchange switch with cache | |
JPH10262272A (ja) | 時分割多重化通信媒体の簡単なインターフェース | |
US7042874B1 (en) | Digital switching system and method of switching data of same | |
US4186277A (en) | Time division multiplex telecommunications switching network | |
US20010017859A1 (en) | Time/Space switching component with multiple functionality | |
CA1224864A (en) | Modular space stage arrangement for a t-s-t digital switching system | |
JPH0139277B2 (enrdf_load_stackoverflow) | ||
JPS5852395B2 (ja) | 時分割通話路予備切替装置 | |
JPH0129353B2 (enrdf_load_stackoverflow) | ||
US6526047B1 (en) | Single point writing of control information | |
JPS6219120B2 (enrdf_load_stackoverflow) | ||
GB2027565A (en) | Improvements in or relating to the switching of digital signals | |
JPS6096948A (ja) | インターフエース手段 | |
JP3533186B2 (ja) | 制御メモリのデータ転送装置及び転送方法 | |
JP3123929B2 (ja) | データ蓄積再生システム | |
KR960016386B1 (ko) | 교환시스템간 접속장치 | |
JP2778736B2 (ja) | 回線設定回路 |