JPS5812339A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS5812339A
JPS5812339A JP56111383A JP11138381A JPS5812339A JP S5812339 A JPS5812339 A JP S5812339A JP 56111383 A JP56111383 A JP 56111383A JP 11138381 A JP11138381 A JP 11138381A JP S5812339 A JPS5812339 A JP S5812339A
Authority
JP
Japan
Prior art keywords
bumps
bump
internal wirings
internal
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56111383A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6262465B2 (OSRAM
Inventor
Takashi Miyamoto
隆 宮本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56111383A priority Critical patent/JPS5812339A/ja
Publication of JPS5812339A publication Critical patent/JPS5812339A/ja
Publication of JPS6262465B2 publication Critical patent/JPS6262465B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H10W72/0711—
    • H10W72/077—
    • H10W72/701—

Landscapes

  • Wire Bonding (AREA)
JP56111383A 1981-07-16 1981-07-16 半導体装置 Granted JPS5812339A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56111383A JPS5812339A (ja) 1981-07-16 1981-07-16 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56111383A JPS5812339A (ja) 1981-07-16 1981-07-16 半導体装置

Publications (2)

Publication Number Publication Date
JPS5812339A true JPS5812339A (ja) 1983-01-24
JPS6262465B2 JPS6262465B2 (OSRAM) 1987-12-26

Family

ID=14559782

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56111383A Granted JPS5812339A (ja) 1981-07-16 1981-07-16 半導体装置

Country Status (1)

Country Link
JP (1) JPS5812339A (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02196430A (ja) * 1989-01-24 1990-08-03 Mitsubishi Electric Corp 半導体装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0225093A (ja) * 1988-07-13 1990-01-26 Hitachi Techno Eng Co Ltd スルーホール印刷方法とスルーホール印刷機

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5167082A (ja) * 1974-12-09 1976-06-10 Nippon Electric Co Handotaisochi
JPS54145069U (OSRAM) * 1978-03-31 1979-10-08

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5167082A (ja) * 1974-12-09 1976-06-10 Nippon Electric Co Handotaisochi
JPS54145069U (OSRAM) * 1978-03-31 1979-10-08

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02196430A (ja) * 1989-01-24 1990-08-03 Mitsubishi Electric Corp 半導体装置

Also Published As

Publication number Publication date
JPS6262465B2 (OSRAM) 1987-12-26

Similar Documents

Publication Publication Date Title
US6440770B1 (en) Integrated circuit package
US5281151A (en) Semiconductor chip carrier, module having same chip carrier mounted therein, and electronic device incorporating same module
KR100281813B1 (ko) 열및전기적으로개선된볼그리드패키지
US5883335A (en) Electrical connection substrate having a through hole for connecting a chip to an opposite surface of the substrate
US6396141B2 (en) Tape ball grid array with interconnected ground plane
US5661343A (en) Power hybrid integrated circuit apparatus
US5787575A (en) Method for plating a bond finger of an intergrated circuit package
JP2951573B2 (ja) 分離されたダイパッドを有する半導体パッケージ
US7511370B2 (en) Power gridding scheme
JP2023514986A (ja) パッケージ基板及びパッケージ構造
JPS5812339A (ja) 半導体装置
JP2000323525A (ja) 半導体装置の実装構造、及びその製造方法
CN100517691C (zh) 芯片互连结构及系统
JPH0828557B2 (ja) 基板の電源配線構造
CN218351670U (zh) 电池保护板及电池
KR200309911Y1 (ko) 다층 배선
JPH0478014B2 (OSRAM)
JP3203806B2 (ja) 半導体装置の実装構造
JPS61225842A (ja) 半導体装置
JPS6231132A (ja) 半導体装置
CN206260138U (zh) 芯片的封装结构
JPH0425144A (ja) ３層ｔａｂ用テープを用いた半導体装置及び３層ｔａｂ用テープの製造方法
JP2908918B2 (ja) 厚膜薄膜混成多層回路基板
JPH0586065B2 (OSRAM)
JPH0487361A (ja) 混成集積回路装置