JPS58114114A - チヤネル制御装置におけるエラ−通知方式 - Google Patents

チヤネル制御装置におけるエラ−通知方式

Info

Publication number
JPS58114114A
JPS58114114A JP56214026A JP21402681A JPS58114114A JP S58114114 A JPS58114114 A JP S58114114A JP 56214026 A JP56214026 A JP 56214026A JP 21402681 A JP21402681 A JP 21402681A JP S58114114 A JPS58114114 A JP S58114114A
Authority
JP
Japan
Prior art keywords
error
channel
control device
input
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56214026A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6213703B2 (enExample
Inventor
Yoshinori Sugawara
菅原　芳典
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56214026A priority Critical patent/JPS58114114A/ja
Publication of JPS58114114A publication Critical patent/JPS58114114A/ja
Publication of JPS6213703B2 publication Critical patent/JPS6213703B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP56214026A 1981-12-26 1981-12-26 チヤネル制御装置におけるエラ−通知方式 Granted JPS58114114A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56214026A JPS58114114A (ja) 1981-12-26 1981-12-26 チヤネル制御装置におけるエラ−通知方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56214026A JPS58114114A (ja) 1981-12-26 1981-12-26 チヤネル制御装置におけるエラ−通知方式

Publications (2)

Publication Number Publication Date
JPS58114114A true JPS58114114A (ja) 1983-07-07
JPS6213703B2 JPS6213703B2 (enExample) 1987-03-28

Family

ID=16649039

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56214026A Granted JPS58114114A (ja) 1981-12-26 1981-12-26 チヤネル制御装置におけるエラ−通知方式

Country Status (1)

Country Link
JP (1) JPS58114114A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6428760A (en) * 1987-07-24 1989-01-31 Hitachi Ltd Channel trouble processing system

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5720829A (en) * 1980-07-11 1982-02-03 Nec Corp Channel controlling system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5720829A (en) * 1980-07-11 1982-02-03 Nec Corp Channel controlling system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6428760A (en) * 1987-07-24 1989-01-31 Hitachi Ltd Channel trouble processing system

Also Published As

Publication number Publication date
JPS6213703B2 (enExample) 1987-03-28

Similar Documents

Publication Publication Date Title
JPS581447B2 (ja) 中央装置と複数の周辺装置との間のデ−タ伝送制御方法
JPS58114114A (ja) チヤネル制御装置におけるエラ−通知方式
US6463482B1 (en) Control, of conflict between MPC transfer and DMC transfer with measurement of instruction execution time
JPS6146543A (ja) 転送装置の障害処理方式
JP3261665B2 (ja) データ転送方法及びデータ処理システム
JPS58195915A (ja) チヤネル装置のエラ−処理方式
JP2825464B2 (ja) 通信装置
JPS61151746A (ja) デ−タエラ−の処理方法
JPS59106060A (ja) デ−タロギング方式
JPS63187356A (ja) データ転送制御方法
JPS6042496B2 (ja) パリテイエラ−処理方式
JPH052254U (ja) マイクロプロセツサ装置
JPS61256449A (ja) パス診断方式
JPS60220448A (ja) マルチｃｐｕシステムの相互チエツク方法
JPH033043A (ja) 半導体装置
JPS6232829B2 (enExample)
JPH0314148A (ja) プログラム破壊検出装置
JPH04152448A (ja) インタフェース変換方法およびインタフェース変換装置
JPS6230464B2 (enExample)
JPS5896353A (ja) 情報処理装置の誤動作検出装置
JPH05173889A (ja) メモリブロック監視方式
JPH0310360A (ja) ディージーチェイン方式の制御装置
JPH02188851A (ja) データ処理システム
JPS58169614A (ja) バス制御方式
JPS63213049A (ja) 入出力制御装置のデ−タ転送方式