JPS58102393A - 直列デ−タ伝送回路 - Google Patents

直列デ−タ伝送回路

Info

Publication number
JPS58102393A
JPS58102393A JP56200521A JP20052181A JPS58102393A JP S58102393 A JPS58102393 A JP S58102393A JP 56200521 A JP56200521 A JP 56200521A JP 20052181 A JP20052181 A JP 20052181A JP S58102393 A JPS58102393 A JP S58102393A
Authority
JP
Japan
Prior art keywords
clock pulse
flip
time
terminal
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56200521A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6142357B2 (enrdf_load_stackoverflow
Inventor
Masaki Otani
大谷　雅樹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP56200521A priority Critical patent/JPS58102393A/ja
Publication of JPS58102393A publication Critical patent/JPS58102393A/ja
Publication of JPS6142357B2 publication Critical patent/JPS6142357B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers

Landscapes

  • Shift Register Type Memory (AREA)
JP56200521A 1981-12-11 1981-12-11 直列デ−タ伝送回路 Granted JPS58102393A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56200521A JPS58102393A (ja) 1981-12-11 1981-12-11 直列デ−タ伝送回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56200521A JPS58102393A (ja) 1981-12-11 1981-12-11 直列デ−タ伝送回路

Publications (2)

Publication Number Publication Date
JPS58102393A true JPS58102393A (ja) 1983-06-17
JPS6142357B2 JPS6142357B2 (enrdf_load_stackoverflow) 1986-09-20

Family

ID=16425688

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56200521A Granted JPS58102393A (ja) 1981-12-11 1981-12-11 直列デ−タ伝送回路

Country Status (1)

Country Link
JP (1) JPS58102393A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996000965A1 (de) * 1994-06-29 1996-01-11 Oce Printing Systems Gmbh Schaltungsanordnung mit wenigstens einer schaltungseinheit wie einem register, einer speicherzelle, einer speicheranordnung oder dergleichen

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996000965A1 (de) * 1994-06-29 1996-01-11 Oce Printing Systems Gmbh Schaltungsanordnung mit wenigstens einer schaltungseinheit wie einem register, einer speicherzelle, einer speicheranordnung oder dergleichen

Also Published As

Publication number Publication date
JPS6142357B2 (enrdf_load_stackoverflow) 1986-09-20

Similar Documents

Publication Publication Date Title
US3479603A (en) A plurality of sources connected in parallel to produce a timing pulse output while any source is operative
US3902125A (en) Symmetric output, digital by three counter
JPS62245814A (ja) パルス回路
JPS61208919A (ja) 集積回路内蔵型低域通過フイルタ
US4223392A (en) Clock-signal generator for a data-processing system
JPS58102393A (ja) 直列デ−タ伝送回路
US5187385A (en) Latch circuit including filter for metastable prevention
EP0124942B1 (en) Integrated memory circuit of a series-parallel-series type
US3339145A (en) Latching stage for register with automatic resetting
JPS631776B2 (enrdf_load_stackoverflow)
JPH05206792A (ja) フリップフロップ回路
US5974102A (en) Synchronizing circuit
US3385980A (en) Latching circuit having minimal operational delay
EP0330707A1 (en) Latch circuit
JPS5818015B2 (ja) ロンリカイロ
GB1136342A (en) Clock pulse generators
JP3369746B2 (ja) 分周回路
KR19990005459A (ko) 플립 플롭 회로
SU1354191A1 (ru) Микропрограммное устройство управлени
JPH0193918A (ja) ラッチ構成回路
JPS604328A (ja) 集積回路
JPH04135309A (ja) 単安定マルチバイブレータ回路
GB2089155A (en) Detecting pulses which do not have a predetermined spacing
JPH04186913A (ja) エッジ検出回路
JPH0267011A (ja) ＢｎＺＳ回路