JPS5794822A - Input/output control system - Google Patents

Input/output control system

Info

Publication number
JPS5794822A
JPS5794822A JP55170541A JP17054180A JPS5794822A JP S5794822 A JPS5794822 A JP S5794822A JP 55170541 A JP55170541 A JP 55170541A JP 17054180 A JP17054180 A JP 17054180A JP S5794822 A JPS5794822 A JP S5794822A
Authority
JP
Japan
Prior art keywords
flop
flip
input
suck
turned
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55170541A
Other languages
Japanese (ja)
Other versions
JPS6028018B2 (en
Inventor
Kazumasa Kimura
Takafumi Hirayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP55170541A priority Critical patent/JPS6028018B2/en
Publication of JPS5794822A publication Critical patent/JPS5794822A/en
Publication of JPS6028018B2 publication Critical patent/JPS6028018B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To prevent the hang of the software of a CPU, by holding the report of the switching the NOT READY state to the READY state until the report of the request for intervention through an input/output device. CONSTITUTION:A flip-flop 9 is set when the conditions are satisfied for all facts that an interface signal SVO is at an on-state, the unit check is given to the channel and that an intervention request is at an on-state, respectively. Then the flip-flop 9 is reset when a sense command is received and other conditions are all satisfied. With the setting and resetting of the flip-flop 9, +SUCK and -SUCK are turned on, respectively. A flip-flop 10 is set when -SUCK is turned on and an input/output device has been switched to the READY state. With the setting of the flip-flop 10, +RQi is turned on to be sent to a channel.
JP55170541A 1980-12-03 1980-12-03 Input/output control method Expired JPS6028018B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55170541A JPS6028018B2 (en) 1980-12-03 1980-12-03 Input/output control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55170541A JPS6028018B2 (en) 1980-12-03 1980-12-03 Input/output control method

Publications (2)

Publication Number Publication Date
JPS5794822A true JPS5794822A (en) 1982-06-12
JPS6028018B2 JPS6028018B2 (en) 1985-07-02

Family

ID=15906808

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55170541A Expired JPS6028018B2 (en) 1980-12-03 1980-12-03 Input/output control method

Country Status (1)

Country Link
JP (1) JPS6028018B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5998244A (en) * 1982-11-26 1984-06-06 Fujitsu Ltd Printer

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5998244A (en) * 1982-11-26 1984-06-06 Fujitsu Ltd Printer
JPS635767B2 (en) * 1982-11-26 1988-02-05 Fujitsu Ltd

Also Published As

Publication number Publication date
JPS6028018B2 (en) 1985-07-02

Similar Documents

Publication Publication Date Title
JPS5794822A (en) Input/output control system
JPS5372541A (en) Interruption control system
JPS5757332A (en) Input-output control system
JPS52107741A (en) Peripheral control unit
JPS5591018A (en) Communication control system
JPS5727322A (en) Input and output controlling system of computer
JPS5370638A (en) Selective usage unit for input device
JPS57109022A (en) Control system for common signal bus
JPS5487043A (en) Communication system between plural computers and common input/output device
JPS57147762A (en) Interruption controlling system
JPS57101928A (en) Interruption controlling system
JPS54159956A (en) Elevator trouble detection
JPS57114925A (en) Hold control system
JPS56156051A (en) Automatic switching device of circuit
JPS56149660A (en) Composite computer system
JPS5566015A (en) Shared line state detection system
JPS56155453A (en) Program execution controlling system
JPS6488815A (en) Reset system for cpu
JPS56135224A (en) Interruption device
JPS5513516A (en) Communication control unit
JPS5267535A (en) Input output control device of information process system
JPS5717045A (en) Channel device
JPS57166623A (en) Channel device
FR2365264A1 (en) Telephone monitoring and controlling equipment - has central microprocessor unit with memory controlling crossbar selectors
JPS5697125A (en) Transmission control system for terminal controller