JPS5487043A - Communication system between plural computers and common input/output device - Google Patents

Communication system between plural computers and common input/output device

Info

Publication number
JPS5487043A
JPS5487043A JP15496877A JP15496877A JPS5487043A JP S5487043 A JPS5487043 A JP S5487043A JP 15496877 A JP15496877 A JP 15496877A JP 15496877 A JP15496877 A JP 15496877A JP S5487043 A JPS5487043 A JP S5487043A
Authority
JP
Japan
Prior art keywords
computer
start request
communication
output device
computers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15496877A
Other languages
Japanese (ja)
Other versions
JPS6118789B2 (en
Inventor
Yoichi Suzuki
Setsuo Kugimiya
Akio Hanada
Teruyoshi Mita
Hiroshi Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15496877A priority Critical patent/JPS5487043A/en
Publication of JPS5487043A publication Critical patent/JPS5487043A/en
Publication of JPS6118789B2 publication Critical patent/JPS6118789B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)

Abstract

PURPOSE: To secure the proper decision for the next communication computer by designating the computer determined by the input/output device based on the program as the next communication computer and putting other computer which had the start request under the holding state at the time of discontinuation.
CONSTITUTION: Computers CPU1WCPUn are connected to one unit of input/output device IO. In case device IO is not under the communication state with any computer, the computer which had first the start request is connected to IO to perform the communication. And if the start request is given from other computer under communication, the busy state is informed to all computers which had the start request with the start request memorized simultaneously. When the communication is over through reading, the end of communication is informed to one unit of the computer among the computers which had the start request and selected by IO based on the program. And the selected computer is made to transmit the start request again.
COPYRIGHT: (C)1979,JPO&Japio
JP15496877A 1977-12-22 1977-12-22 Communication system between plural computers and common input/output device Granted JPS5487043A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15496877A JPS5487043A (en) 1977-12-22 1977-12-22 Communication system between plural computers and common input/output device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15496877A JPS5487043A (en) 1977-12-22 1977-12-22 Communication system between plural computers and common input/output device

Publications (2)

Publication Number Publication Date
JPS5487043A true JPS5487043A (en) 1979-07-11
JPS6118789B2 JPS6118789B2 (en) 1986-05-14

Family

ID=15595822

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15496877A Granted JPS5487043A (en) 1977-12-22 1977-12-22 Communication system between plural computers and common input/output device

Country Status (1)

Country Link
JP (1) JPS5487043A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56135224A (en) * 1980-03-25 1981-10-22 Nec Corp Interruption device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56135224A (en) * 1980-03-25 1981-10-22 Nec Corp Interruption device

Also Published As

Publication number Publication date
JPS6118789B2 (en) 1986-05-14

Similar Documents

Publication Publication Date Title
JPS5326539A (en) Data exchenge system
JPS545637A (en) Communication control unit
JPS5372541A (en) Interruption control system
JPS5487043A (en) Communication system between plural computers and common input/output device
JPS5362946A (en) Data processor
JPS5398741A (en) High level recording and processing system
JPS5295939A (en) Common contrl device for input/output
JPS52129341A (en) Data buffer circuit
JPS54531A (en) Channel control system
JPS54161854A (en) Input/output control system for information processor
JPS531779A (en) Portable input unit for numerical control system
JPS55157027A (en) Input and output transfer control unit
JPS641049A (en) Parallel computer
JPS5478639A (en) Input/output control unit
JPS52141152A (en) Data collection system
JPS5328345A (en) Extending device for input/output port
JPS5566015A (en) Shared line state detection system
JPS52107741A (en) Peripheral control unit
JPS52137233A (en) Computer duplex system
JPS53104233A (en) Computer control system for copier
JPS5373934A (en) Data exchange control system
JPS54102934A (en) Communication control system between plural processors and common input/output devices
JPS56101229A (en) Computer system
JPS5380144A (en) Data transmission control system
JPS5330245A (en) Test method for logical unit system