JPS5790967A - Semiconductor device sealed with resin - Google Patents
Semiconductor device sealed with resinInfo
- Publication number
- JPS5790967A JPS5790967A JP55167613A JP16761380A JPS5790967A JP S5790967 A JPS5790967 A JP S5790967A JP 55167613 A JP55167613 A JP 55167613A JP 16761380 A JP16761380 A JP 16761380A JP S5790967 A JPS5790967 A JP S5790967A
- Authority
- JP
- Japan
- Prior art keywords
- resin
- coated
- chip
- epoxy group
- gelled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
PURPOSE:To decrease the thermal stress distortion of a molded transistor, and to improve reliability by a method wherein an element and an element joining material are fixed and coated with epoxy group resin, coated with an elastic rubbery or gelled material and sealed with resin. CONSTITUTION:The transistor chip 23 is attached onto a metallic plate 21 for radiation by the brazing material 22, an electrode on the chip is connected to an external lead 27, and the brazing material 22 and the chip 23 are coated with the epoxy group resin 28 at first and fixed. The whole surface of the resin 28 is coated with the rubbery or gelled precoat material 24, and lastly molded with the epoxy group or sillicon group sheath resin 25. Accordingly, stress distortion with thermal expansion and shrinkage through the intermittent conduction of the element can be relaxed while mechanical shock resistance can be improved, thus preventing the degradation of characteristics and the breakdown of the chip, then improving reliability.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55167613A JPS5790967A (en) | 1980-11-27 | 1980-11-27 | Semiconductor device sealed with resin |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55167613A JPS5790967A (en) | 1980-11-27 | 1980-11-27 | Semiconductor device sealed with resin |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5790967A true JPS5790967A (en) | 1982-06-05 |
Family
ID=15853023
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55167613A Pending JPS5790967A (en) | 1980-11-27 | 1980-11-27 | Semiconductor device sealed with resin |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5790967A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59100503U (en) * | 1982-12-23 | 1984-07-06 | 有限会社兵頭鉄工所 | Lathe center device |
JPS6163042A (en) * | 1984-09-03 | 1986-04-01 | Mitsubishi Electric Corp | Resin-sealed semiconductor device |
JPS6177347A (en) * | 1984-09-21 | 1986-04-19 | Rohm Co Ltd | Manufacture of semiconductor device |
JPS61127644U (en) * | 1985-01-30 | 1986-08-11 | ||
US4784872A (en) * | 1984-11-17 | 1988-11-15 | Messerschmitt-Boelkow-Blohm Gmbh | Process for encapsulating microelectronic semi-conductor and layer type circuits |
-
1980
- 1980-11-27 JP JP55167613A patent/JPS5790967A/en active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59100503U (en) * | 1982-12-23 | 1984-07-06 | 有限会社兵頭鉄工所 | Lathe center device |
JPS6163042A (en) * | 1984-09-03 | 1986-04-01 | Mitsubishi Electric Corp | Resin-sealed semiconductor device |
JPS6177347A (en) * | 1984-09-21 | 1986-04-19 | Rohm Co Ltd | Manufacture of semiconductor device |
US4784872A (en) * | 1984-11-17 | 1988-11-15 | Messerschmitt-Boelkow-Blohm Gmbh | Process for encapsulating microelectronic semi-conductor and layer type circuits |
JPS61127644U (en) * | 1985-01-30 | 1986-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57111034A (en) | Semiconductor device and its manufacture | |
SG77704A1 (en) | Semiconductor device and method of fabricating the same | |
JPS5790967A (en) | Semiconductor device sealed with resin | |
JPS55162246A (en) | Resin-sealed semiconductor device | |
JPS5629352A (en) | Resin-sealed semiconductor device | |
JPS57145339A (en) | Manufacture of semiconductor device | |
JPS5718348A (en) | Integrated circuit device | |
JPS57155752A (en) | Resin sealed semiconductor device | |
JPS5698016A (en) | Lead wire connecting method for quartz oscillator | |
JPS6432682A (en) | Optoelectronic semiconductor | |
JPS5624956A (en) | Resin-sealed semiconductor device | |
JPS5752158A (en) | Composite semiconductor device | |
JPS57201053A (en) | Sealing method for semiconductor device | |
JPS551174A (en) | Semiconductor apparatus | |
JPS56165329A (en) | Electronic device | |
JPS55150242A (en) | Manufacture of semiconductor device | |
JPS5669846A (en) | Sealing method of package | |
JPS5792851A (en) | Manufacture of hybrid integrated circuit device | |
JPS5626453A (en) | Semiconductor device | |
JPS5565449A (en) | Resin-sealed type semiconductor device | |
JPS5556648A (en) | Semiconductor device | |
JPS55157244A (en) | Semiconductor device | |
JPS57103336A (en) | Semiconductor device | |
JPS5418675A (en) | Sealing method for semiconductor element | |
JPS55113350A (en) | Semiconductor device |