JPS5769934A - Clock synchronizing system - Google Patents

Clock synchronizing system

Info

Publication number
JPS5769934A
JPS5769934A JP55146497A JP14649780A JPS5769934A JP S5769934 A JPS5769934 A JP S5769934A JP 55146497 A JP55146497 A JP 55146497A JP 14649780 A JP14649780 A JP 14649780A JP S5769934 A JPS5769934 A JP S5769934A
Authority
JP
Japan
Prior art keywords
output
clock
gate
pulse
synchronize
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55146497A
Other languages
Japanese (ja)
Inventor
Yoji Ono
Yoshinori Nakayama
Chuhei Kamoshita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JAPANESE NATIONAL RAILWAYS<JNR>
Nippon Signal Co Ltd
Japan National Railways
Nippon Kokuyu Tetsudo
Original Assignee
JAPANESE NATIONAL RAILWAYS<JNR>
Nippon Signal Co Ltd
Japan National Railways
Nippon Kokuyu Tetsudo
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by JAPANESE NATIONAL RAILWAYS<JNR>, Nippon Signal Co Ltd, Japan National Railways, Nippon Kokuyu Tetsudo filed Critical JAPANESE NATIONAL RAILWAYS<JNR>
Priority to JP55146497A priority Critical patent/JPS5769934A/en
Publication of JPS5769934A publication Critical patent/JPS5769934A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To synchronize the clock of each system by providing a centralized gate which outputs an output taking a clock stop signal of each system as an input, with a clock generating circuit of each system constituting a multiplex system. CONSTITUTION:An oscillator 1 produces high-frequency output pulses functioning as the base of synchronizing clock formation. The output pulse of the oscillator1 is switched at a switch circuit 2 to form a synchronizing clock pulse. This synchronized clock pulse is counted for a prescribed number at a correction counter 3, and a count-up output is inputted to a centralized gate 4 via the switch circuit 2. Similar inputs from other systems II, III are given to the gate 4, and after stopping the clock output of the system I with the output of the correction counter 3, the stopping is released with the output of the gate 4, allowing to synchronize the clocks of the systems I, II, III.
JP55146497A 1980-10-20 1980-10-20 Clock synchronizing system Pending JPS5769934A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55146497A JPS5769934A (en) 1980-10-20 1980-10-20 Clock synchronizing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55146497A JPS5769934A (en) 1980-10-20 1980-10-20 Clock synchronizing system

Publications (1)

Publication Number Publication Date
JPS5769934A true JPS5769934A (en) 1982-04-30

Family

ID=15408953

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55146497A Pending JPS5769934A (en) 1980-10-20 1980-10-20 Clock synchronizing system

Country Status (1)

Country Link
JP (1) JPS5769934A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6332679U (en) * 1986-08-12 1988-03-02

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6332679U (en) * 1986-08-12 1988-03-02
JPH0545944Y2 (en) * 1986-08-12 1993-11-30

Similar Documents

Publication Publication Date Title
JPS5769934A (en) Clock synchronizing system
US4462031A (en) Traffic synchronization device
JPS51126875A (en) Control system for a clock which works by all the electronic systems
JPS5611504A (en) Control timing system
JPS5792984A (en) Circuit for generating synchronizing signal
JPS5535545A (en) Digital phase synchronous circuit
JPS564938A (en) Phase synchronizing circuit
JPS5634252A (en) Time synchronization control system
JPS5381059A (en) Digital phase synchronizing system
JPS5410606A (en) Synchronizing system for key telephone system
JPS5787241A (en) Phase synchronizing circuit for optional frequency conversion
JPS5616925A (en) Control system for clock switching
JPS5748842A (en) Frame synchronizing circuit
JPS54152828A (en) Clock synchronous control system
JPS52119276A (en) Delayed synchronizing pulse generator
JPS5651127A (en) Synchronizing circuit
JPS5784623A (en) Pll circuit
JPS5793723A (en) Phase alteration system
JPS6340926A (en) Time synchronizing device
JPS57162841A (en) Digital pll circuit system
JPS56144670A (en) Blanking pulse generating circuit
JPS6410728A (en) Clock generation circuit
JPS56111323A (en) Synchronizing circuit
JPS55124075A (en) Phase synchronizing system
JPS57191727A (en) Clock pulse phase adjusting circuit