JPS5757330A - Data transfer system by connection of bus - Google Patents

Data transfer system by connection of bus

Info

Publication number
JPS5757330A
JPS5757330A JP13236380A JP13236380A JPS5757330A JP S5757330 A JPS5757330 A JP S5757330A JP 13236380 A JP13236380 A JP 13236380A JP 13236380 A JP13236380 A JP 13236380A JP S5757330 A JPS5757330 A JP S5757330A
Authority
JP
Japan
Prior art keywords
parts
address
clock
series
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13236380A
Other languages
Japanese (ja)
Other versions
JPS6044712B2 (en
Inventor
Yatori Koshimizu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP13236380A priority Critical patent/JPS6044712B2/en
Publication of JPS5757330A publication Critical patent/JPS5757330A/en
Publication of JPS6044712B2 publication Critical patent/JPS6044712B2/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To realize an economical data transfer system having the quanity of reduced hardware, by sending back the clock to a controller only through a terminal device that has coincidence betwen the received address and its own address among plural terminal devices which received the signals from the controller. CONSTITUTION:A control part 102 of a controller 100 edits the information given from a computer into a data, an address of a terminal device and a working command to send them to a parallel/series converting part 104, converts the information into a series data based on the sending timing given from a clock sending part 105, and then sends the series data and the clock given from the part 105 to terminal devices 200 and 300. The devices 200 and 300 receive the clocks through clock sending-back parts 202 and 302 and send them to series/parallel converting parts 201 and 301. The address of the received data is sent to starting parts 203 and 303, the working command is sent to working discrininating parts 204 and 304, and the data is sent to terminal parts 205 and 305 respectively through the parts 201 and 301. At the parts 203 and 303, the received address is collated with the own address. Then the terminal device is started when coincidence is obtained through the collation, and the clock is sent back to a series/parallel converting part 103 of the controller 100 via the part 105.
JP13236380A 1980-09-25 1980-09-25 Data transfer method using bus connection Expired JPS6044712B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13236380A JPS6044712B2 (en) 1980-09-25 1980-09-25 Data transfer method using bus connection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13236380A JPS6044712B2 (en) 1980-09-25 1980-09-25 Data transfer method using bus connection

Publications (2)

Publication Number Publication Date
JPS5757330A true JPS5757330A (en) 1982-04-06
JPS6044712B2 JPS6044712B2 (en) 1985-10-04

Family

ID=15079608

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13236380A Expired JPS6044712B2 (en) 1980-09-25 1980-09-25 Data transfer method using bus connection

Country Status (1)

Country Link
JP (1) JPS6044712B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63202424A (en) * 1987-02-13 1988-08-22 電気化学工業株式会社 Plastic vessel
JPH01126913U (en) * 1988-02-10 1989-08-30
EP0397302A2 (en) * 1989-05-12 1990-11-14 Flavors Technology, Inc., Synchronous bus
US4999769A (en) * 1987-08-20 1991-03-12 International Business Machines Corporation System with plural clocks for bidirectional information exchange between DMA controller and I/O devices via DMA bus
US5648133A (en) * 1990-10-05 1997-07-15 Nissei Asb Machine Co., Ltd. Biaxially oriented crystalline resin container and process of making the same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63202424A (en) * 1987-02-13 1988-08-22 電気化学工業株式会社 Plastic vessel
JPH0558382B2 (en) * 1987-02-13 1993-08-26 Denki Kagaku Kogyo Kk
US4999769A (en) * 1987-08-20 1991-03-12 International Business Machines Corporation System with plural clocks for bidirectional information exchange between DMA controller and I/O devices via DMA bus
JPH01126913U (en) * 1988-02-10 1989-08-30
EP0397302A2 (en) * 1989-05-12 1990-11-14 Flavors Technology, Inc., Synchronous bus
US5648133A (en) * 1990-10-05 1997-07-15 Nissei Asb Machine Co., Ltd. Biaxially oriented crystalline resin container and process of making the same

Also Published As

Publication number Publication date
JPS6044712B2 (en) 1985-10-04

Similar Documents

Publication Publication Date Title
EP0081961A3 (en) Synchronous data bus system with automatically variable data rate
EP0347557A3 (en) Dual clocked data bus
AU568457B2 (en) Ic card system
JPS5757330A (en) Data transfer system by connection of bus
GB1533577A (en) Synchronising means
JPS57196364A (en) Free-running dual control system
JPS57207924A (en) Input and output interface device
JPS5690644A (en) Synchronization system
JPS56122539A (en) System switching method
JPS57166759A (en) Controlling method for common input/output bus
JPS57199040A (en) Synchronizing device for data transfer
JPS57183154A (en) Multispeed transmission system
SU1355971A1 (en) Device for synchronizing reception of asynchronous signals
JPS5697121A (en) Bus control system
JPS56126353A (en) Telegram buffer sharing control system for same-letter address communication system
JPS5764842A (en) Data transfer system
JPS54140439A (en) Composite computer device
JPS54100604A (en) Multi-link error control system
JPS5493939A (en) Interruption control system
MY105090A (en) Serial date interface.
JPS575141A (en) Bus control system
JPS57207497A (en) Serial data transmitting circuit system
KR890005620A (en) Multidirectional Serial Data Communication Device
JPS51140446A (en) Input output expansion system
JPS59159087U (en) Channel setting device for multi-channel remote control device