KR890005620A - Multidirectional Serial Data Communication Device - Google Patents

Multidirectional Serial Data Communication Device Download PDF

Info

Publication number
KR890005620A
KR890005620A KR1019880011754A KR880011754A KR890005620A KR 890005620 A KR890005620 A KR 890005620A KR 1019880011754 A KR1019880011754 A KR 1019880011754A KR 880011754 A KR880011754 A KR 880011754A KR 890005620 A KR890005620 A KR 890005620A
Authority
KR
South Korea
Prior art keywords
systems
communication line
multidirectional
transmission
serial data
Prior art date
Application number
KR1019880011754A
Other languages
Korean (ko)
Other versions
KR910005380B1 (en
Inventor
나오키 키무라
Original Assignee
아오이 죠이치
가부시기가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시기가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR890005620A publication Critical patent/KR890005620A/en
Application granted granted Critical
Publication of KR910005380B1 publication Critical patent/KR910005380B1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Information Transfer Systems (AREA)

Abstract

내용 없음No content

Description

다방향 시리얼 데이터 통신 장치Multidirectional Serial Data Communication Device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 1실시예를 나타내는 회로 구성도.1 is a circuit diagram showing an embodiment of the present invention.

제2도는 제1도의 송신 데이터의 타이밍을 나타내는 파형도.FIG. 2 is a waveform diagram showing timing of transmission data of FIG.

제3도는 제2도의 송. 수신 동작을 나타내는 흐름선도.3 is the song of FIG. Flow line diagram showing receive operation.

Claims (4)

정보를 시리얼 변환하여 송신하는 송신수단 및 시리얼 변환한 데이터를 읽는 독출수단을 각각 갖춘 복수의 시스템(A,B,C)과, 이들 복수의 시스템(A,B,C)의 상호간에 접속된 공통의 통신라인을 사용하여, 다방향으로 데이터의 교신을 행하는 다방향 시리얼통신 장치에 있어서, 복수의 시스템(A, B, C)이 서로 상이한 송신 동작개시 대기 신간을 갖고, 또한 공통의 통신 라인의 상태에 응답하여 각각의 동작개시를 제어하는 제어 기능을 갖는 것을 특징으로 하는 다방향 시리얼 데이터 통신 장치.A plurality of systems (A, B, C) each having a transmission means for serially converting and transmitting information and a reading means for reading the serialized data, and a common connection between the plurality of systems (A, B, C). In a multidirectional serial communication apparatus which communicates data in multiple directions by using a communication line of a plurality of systems, a plurality of systems (A, B, C) have different transmission start waiting intervals from each other and a common communication line. A multidirectional serial data communication device having a control function for controlling each operation start in response to a state. 제1항에 있어서, 상기 각 시스템(A,B,C)은, 데이터 송신중, 상기 공통의 통신 라인을 소정의 상태로 하고, 송신 대기 중에는 그들 제어 기능이 상기 공통의 통신 라인이 상기 소정의 상태에 있는지의 여부를 검사하는 것을 특징으로 하는 다방향 시리얼 데이터 통신 장치.2. The system (A, B, C) according to claim 1, wherein each of the systems (A, B, C) sets the common communication line to a predetermined state during data transmission, and the control function of the common communication line is set to the predetermined communication line during the waiting for transmission. Multi-directional serial data communication device for checking whether or not in the state. 제2항에 있어서, 상기 공통의 통신라인은 관리 버스(B1)와 데이터 버스(B2)로 이루어지고, 상기 각 시스템(A,B,C)은 데이터 송신중, 상기 관리 버스(B1)를 소정 레벨로 하는 것을 특징으로 하는 다방향 시리얼 데이터 통신 장치.3. The common communication line of claim 2, wherein the common communication line includes a management bus B1 and a data bus B2, and each of the systems A, B, and C designates the management bus B1 during data transmission. Multidirectional serial data communication device characterized in that the level. 제3항에 있어서, 상기 각 시스템(A,B,C)은, 송신 대기 중에 상기 관리 버스(B1)가 저레벨이 되었을 때 그 송신 동작개시 대기 시간을 진행시키는 것을 특징으로 하는 다방향 시리얼 데이터 통신 장치.4. The multidirectional serial data communication as claimed in claim 3, wherein each of the systems A, B, and C advances a waiting time for starting a transmission operation when the management bus B1 becomes low during the waiting for transmission. Device. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880011754A 1987-09-11 1988-09-12 Multi-direction serial data communication equipment KR910005380B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP62-227927 1987-09-11
JP62227927A JPS6471356A (en) 1987-09-11 1987-09-11 Multi-direction serial data communication equipment

Publications (2)

Publication Number Publication Date
KR890005620A true KR890005620A (en) 1989-05-16
KR910005380B1 KR910005380B1 (en) 1991-07-29

Family

ID=16868474

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880011754A KR910005380B1 (en) 1987-09-11 1988-09-12 Multi-direction serial data communication equipment

Country Status (2)

Country Link
JP (1) JPS6471356A (en)
KR (1) KR910005380B1 (en)

Also Published As

Publication number Publication date
JPS6471356A (en) 1989-03-16
KR910005380B1 (en) 1991-07-29

Similar Documents

Publication Publication Date Title
KR860002870A (en) Integrated circuit devices
KR840006880A (en) Power system
KR910010335A (en) Interface circuit
KR890009128A (en) Communication control system
KR950033878A (en) Bus system
KR900000776A (en) Peripheral controller and adapter interface
KR890001324A (en) Contention control method sharing one transmission medium
KR890005620A (en) Multidirectional Serial Data Communication Device
AU6672681A (en) Data transmission
GB1533577A (en) Synchronising means
KR880005762A (en) Data transfer system
KR970028966A (en) Integrated Circuit Input / Output Processor with Improved Timer Performance
KR850002903A (en) Terminal processing device
KR910006852A (en) Memory control system and method
JPS575141A (en) Bus control system
KR830006736A (en) Initial Iprogram load method
JPH01236389A (en) Memory card
JPH0122300Y2 (en)
KR970049621A (en) Serial Time Division Multiplexing (TDM) interrupt handler
JPS5789354A (en) Distributed automatic testing device based on loop transmission system
KR920009119A (en) E bus
JPS5674726A (en) Automatic return control system at the time of fault
JPS57147354A (en) Control system for input from plural processing parts to one terminal
KR940017615A (en) File transfer relay circuit of voice information system file sharing device
KR970022683A (en) Input-output interfacing system

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080626

Year of fee payment: 18

EXPY Expiration of term