JPS5754430A - Shusekikairo - Google Patents

Shusekikairo

Info

Publication number
JPS5754430A
JPS5754430A JP12992680A JP12992680A JPS5754430A JP S5754430 A JPS5754430 A JP S5754430A JP 12992680 A JP12992680 A JP 12992680A JP 12992680 A JP12992680 A JP 12992680A JP S5754430 A JPS5754430 A JP S5754430A
Authority
JP
Japan
Prior art keywords
circuit
integrated circuit
network
terminal
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12992680A
Other languages
English (en)
Inventor
Yasunari Terakawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP12992680A priority Critical patent/JPS5754430A/ja
Publication of JPS5754430A publication Critical patent/JPS5754430A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP12992680A 1980-09-17 1980-09-17 Shusekikairo Pending JPS5754430A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12992680A JPS5754430A (ja) 1980-09-17 1980-09-17 Shusekikairo

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12992680A JPS5754430A (ja) 1980-09-17 1980-09-17 Shusekikairo

Publications (1)

Publication Number Publication Date
JPS5754430A true JPS5754430A (ja) 1982-03-31

Family

ID=15021824

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12992680A Pending JPS5754430A (ja) 1980-09-17 1980-09-17 Shusekikairo

Country Status (1)

Country Link
JP (1) JPS5754430A (ja)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59161839A (ja) * 1983-03-07 1984-09-12 Ricoh Co Ltd 配線アレイチツプ
JPS62218377A (ja) * 1986-03-18 1987-09-25 三菱電機株式会社 エレベ−タの速度制御装置
JPS6394658A (ja) * 1986-09-23 1988-04-25 アドバンスト・マイクロ・ディバイシズ・インコーポレーテッド 集積回路チップ用の入力回路および集積回路チップの入力ピンに多機能性を与えるための方法
JPH0290719A (ja) * 1988-09-27 1990-03-30 Kawasaki Steel Corp プログラマブル配線スイツチ
JPH04223715A (ja) * 1990-03-27 1992-08-13 Xilinx Inc プログラマブルコネクタとプログラマブル回路内の接続線の状態制御構造

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59161839A (ja) * 1983-03-07 1984-09-12 Ricoh Co Ltd 配線アレイチツプ
JPS62218377A (ja) * 1986-03-18 1987-09-25 三菱電機株式会社 エレベ−タの速度制御装置
JPS6394658A (ja) * 1986-09-23 1988-04-25 アドバンスト・マイクロ・ディバイシズ・インコーポレーテッド 集積回路チップ用の入力回路および集積回路チップの入力ピンに多機能性を与えるための方法
JPH0754829B2 (ja) * 1986-09-23 1995-06-07 アドバンスト・マイクロ・ディバイシズ・インコーポレーテッド 集積回路チップ用の入力回路および集積回路チップの入力ピンに多機能性を与えるための方法
JPH0290719A (ja) * 1988-09-27 1990-03-30 Kawasaki Steel Corp プログラマブル配線スイツチ
JPH0644709B2 (ja) * 1988-09-27 1994-06-08 川崎製鉄株式会社 プログラマブル配線スイツチ
JPH04223715A (ja) * 1990-03-27 1992-08-13 Xilinx Inc プログラマブルコネクタとプログラマブル回路内の接続線の状態制御構造

Similar Documents

Publication Publication Date Title
JPS5338950A (en) Microwave delay compensation circuit
JPS5754430A (ja) Shusekikairo
JPS56156041A (en) Multiplexer
JPS52152129A (en) Memory signal detection-amplification unit
JPS53107259A (en) Compensator for delay of envelope
JPS5535574A (en) Logic device
JPS5341917A (en) Dc current supply circuit
JPS57136813A (en) Resistance branching circuit
JPS5616225A (en) Input selection circuit for microcomputer
JPS57194629A (en) Pin diode switch
JPS5523553A (en) Input/output control circuit
JPS573431A (en) Complementary mos logical circuit
JPS56156024A (en) Control circuit for semiconductor switch element
JPS5541020A (en) Logic output circuit
JPS57101430A (en) Termination resistor chip provided with tie-up means
JPS57101927A (en) Input/output circuit of microcomputer
JPS5280789A (en) Hole element
JPS5315051A (en) Chattering absorbing circuit of contacts
JPS5679532A (en) Logic circuit
JPS52112242A (en) Semiconductor memory
JPS5744335A (en) Data reading circuit
JPS5368147A (en) De-emphasis circuit
JPS6435639A (en) Rom/ram memory access switching circuit
JPS56104531A (en) Delay circuit
JPS5341913A (en) Talking current cut-off circuit