JPS5739638A - Serial data reception circuit - Google Patents

Serial data reception circuit

Info

Publication number
JPS5739638A
JPS5739638A JP11526580A JP11526580A JPS5739638A JP S5739638 A JPS5739638 A JP S5739638A JP 11526580 A JP11526580 A JP 11526580A JP 11526580 A JP11526580 A JP 11526580A JP S5739638 A JPS5739638 A JP S5739638A
Authority
JP
Japan
Prior art keywords
serial data
shift register
specific bit
counter
inverted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11526580A
Other languages
English (en)
Inventor
Hidenori Taniguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP11526580A priority Critical patent/JPS5739638A/ja
Publication of JPS5739638A publication Critical patent/JPS5739638A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045Arrangements at the receiver end

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
JP11526580A 1980-08-20 1980-08-20 Serial data reception circuit Pending JPS5739638A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11526580A JPS5739638A (en) 1980-08-20 1980-08-20 Serial data reception circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11526580A JPS5739638A (en) 1980-08-20 1980-08-20 Serial data reception circuit

Publications (1)

Publication Number Publication Date
JPS5739638A true JPS5739638A (en) 1982-03-04

Family

ID=14658383

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11526580A Pending JPS5739638A (en) 1980-08-20 1980-08-20 Serial data reception circuit

Country Status (1)

Country Link
JP (1) JPS5739638A (ja)

Similar Documents

Publication Publication Date Title
JPS5739638A (en) Serial data reception circuit
SU959286A2 (ru) Устройство дл обнаружени ошибок бипол рного сигнала
SU1040614A1 (ru) Устройство декодировани зеркальных кодов
SU1088143A2 (ru) Устройство дл обнаружени ошибок бипол рного сигнала
SU658758A1 (ru) Устройство обнаружени ошибок при приеме псевдотроичного сигнала
SU1045370A1 (ru) Формирователь импульсов
SU1067610A2 (ru) Детектор частотно-манипулированных сигналов
SU1117848A1 (ru) Дешифратор двоичного циклического кода
SU543183A1 (ru) Устройство приема сигналов синхронного запуска
SU875641A1 (ru) Кольцевой счетчик
SU1062757A1 (ru) Устройство дл передачи и контрол сигналов
SU663123A1 (ru) Приемник дискретной информации
JPS5595449A (en) Framing code detection circuit
SU853810A1 (ru) Устройство дл приема дискретныхСигНАлОВ
SU1283743A1 (ru) Устройство дл контрол преобразовани информации
SU554632A1 (ru) Устройство автоматического определени коэффициента ошибок
SU684757A1 (ru) Устройство цикловой синхронизации
SU767765A2 (ru) Асинхронное устройство дл определени четности информации
SU400035A1 (ru) Накопитель импульсов
SU907847A1 (ru) Устройство дл устранени дроблений принимаемых телеграфных сигналов
SU470927A1 (ru) Устройство мажоритарного декотировани при трехкратном повторении дискретной информации
SU1109932A1 (ru) Устройство дл передачи и приема псевдослучайных сигналов
JPS56140442A (en) Data majority circuit
SU1084749A1 (ru) Устройство дл допускового контрол последовательностей импульсов
SU1023320A1 (ru) Цифровой дискриминатор