JPS5738042A - Data secrecy system - Google Patents
Data secrecy systemInfo
- Publication number
- JPS5738042A JPS5738042A JP11429980A JP11429980A JPS5738042A JP S5738042 A JPS5738042 A JP S5738042A JP 11429980 A JP11429980 A JP 11429980A JP 11429980 A JP11429980 A JP 11429980A JP S5738042 A JPS5738042 A JP S5738042A
- Authority
- JP
- Japan
- Prior art keywords
- section
- generation polynomial
- random
- logical equation
- train
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/065—Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
- H04L9/0656—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher
- H04L9/0662—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher with particular pseudorandom sequence generator
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/20—Manipulating the length of blocks of bits, e.g. padding or block truncation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
Abstract
PURPOSE:To increase the ability of secrecy, by converting the original data every bit length at random. CONSTITUTION:An input data signal train A to be transmitted is transmitted to a reception section (not shown) as an output data via a generation polynomial operation section 6 divided with an indefinite logical equation. A clock signal inputted to the section 6 is counted at a clock counter 1 and it is compared with the number generated from a random number generator 3 at a comparator 2. When the both are in coincidence, the adderss value of an address counter 4 is increased by 1 to change the output of a generation polynomial random mode generating section 5 and the generation polynomial of the section 6. Thus, the data train A is changed with a logical equation making division every random number produced from the generator 3 and given to the reception side. The multiplication at the reception side with the same logical equation as that at the transmission side can reproduce the input data signal train A.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11429980A JPS5738042A (en) | 1980-08-20 | 1980-08-20 | Data secrecy system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11429980A JPS5738042A (en) | 1980-08-20 | 1980-08-20 | Data secrecy system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5738042A true JPS5738042A (en) | 1982-03-02 |
Family
ID=14634383
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11429980A Pending JPS5738042A (en) | 1980-08-20 | 1980-08-20 | Data secrecy system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5738042A (en) |
-
1980
- 1980-08-20 JP JP11429980A patent/JPS5738042A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES465443A1 (en) | High speed binary and binary coded decimal adder | |
JPS5738042A (en) | Data secrecy system | |
JPS5671350A (en) | Clock pulse generating circuit | |
JPS5612120A (en) | Generating method for m sequence | |
JPS57179979A (en) | Clock signal generating circuit | |
JPS5694859A (en) | Data transmission system | |
JPS5621440A (en) | Stuff synchronizing system | |
RU2022332C1 (en) | Orthogonal digital signal generator | |
JPS5723346A (en) | Code approving circuit | |
RU2024196C1 (en) | Digital message encoder | |
ES386682A1 (en) | Digital filter frequency shift modulator | |
SU921074A1 (en) | Code-to-frequency converter | |
JPS5525292A (en) | Data reception device | |
JPS5624830A (en) | Phase-synchronous oscillator | |
JPS5643849A (en) | Check code transmission system of data transmission using push-button dial signal | |
FR2361780A1 (en) | Multiple telephone line data transmission system - divides message to be transmitted into two parallel transmitted parts | |
SU902294A1 (en) | Device for shaping quasiternary sequence | |
SU932644A1 (en) | Device for synchronizing pseudorandom train generators | |
JPS5795752A (en) | System for generation of silent pattern | |
JPS57157660A (en) | Signal transmission system | |
JPS5673952A (en) | Serial-parallel conversion system | |
JPS57173283A (en) | Clock signal generating circuit | |
JPS56124949A (en) | Code converting circuit | |
ES482471A1 (en) | Digital device synthesising noise from certain tones - has tone generator whose output signal is widened by addition of second input signal | |
JPS60236535A (en) | Variable frame pulse system |