JPS5734254A - Information processing device - Google Patents
Information processing deviceInfo
- Publication number
- JPS5734254A JPS5734254A JP10885280A JP10885280A JPS5734254A JP S5734254 A JPS5734254 A JP S5734254A JP 10885280 A JP10885280 A JP 10885280A JP 10885280 A JP10885280 A JP 10885280A JP S5734254 A JPS5734254 A JP S5734254A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- register
- branch
- address
- fetching operation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
Abstract
PURPOSE:To process a branch instruction with a higher speed by quickening a fetching operation for a branch destination instruction word of a branch instruction in a pipe line controlling system in a large computer. CONSTITUTION:In a case when a load instruction is stored in an instruction register 3 and an unconditional instruction in a branch register 4, a controlling part 12 stores a virtual address computed from an address adder 6 in a virtual address register 8, and fetches an instruction word according to a value of the register 8 against a cash memory 9 and stores in an instruction buffer 1. Since in this register 7 an operand address has been computed according to an instruction of the register 3, if an unconditional branch instruction is detected in the register 4, then a branch prefetching operation is preferred, thereby allowing an operand fetching operation to be done after a branch destination instruction word fetching operation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10885280A JPS6047618B2 (en) | 1980-08-08 | 1980-08-08 | information processing equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10885280A JPS6047618B2 (en) | 1980-08-08 | 1980-08-08 | information processing equipment |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5734254A true JPS5734254A (en) | 1982-02-24 |
JPS6047618B2 JPS6047618B2 (en) | 1985-10-22 |
Family
ID=14495222
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10885280A Expired JPS6047618B2 (en) | 1980-08-08 | 1980-08-08 | information processing equipment |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6047618B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59160239A (en) * | 1983-03-02 | 1984-09-10 | Hitachi Ltd | Information processing device |
JPH0512010A (en) * | 1991-07-04 | 1993-01-22 | Nec Corp | Branch forecast system |
-
1980
- 1980-08-08 JP JP10885280A patent/JPS6047618B2/en not_active Expired
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59160239A (en) * | 1983-03-02 | 1984-09-10 | Hitachi Ltd | Information processing device |
JPH0218732B2 (en) * | 1983-03-02 | 1990-04-26 | Hitachi Ltd | |
JPH0512010A (en) * | 1991-07-04 | 1993-01-22 | Nec Corp | Branch forecast system |
Also Published As
Publication number | Publication date |
---|---|
JPS6047618B2 (en) | 1985-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0381470A3 (en) | Processing of memory access exceptions along with prefetched instructions within the instruction pipeline of a virtual memory system-based digital computer | |
JPS56149646A (en) | Operation controller | |
ES8402954A1 (en) | Information processing unit. | |
JPS5387640A (en) | Data processing unit | |
JPS5779557A (en) | Data processor | |
JPS5734254A (en) | Information processing device | |
JPS5759253A (en) | Branch instruction prefetch system | |
JPS5744279A (en) | Cash memory controller | |
JPS573143A (en) | Instruction prefetching system | |
JPS6429933A (en) | Store buffer controller for buffer storage system | |
JPS5775356A (en) | Instruction pre-fetch control system | |
JPS5769457A (en) | Microprogram controller | |
ES474427A1 (en) | Central processor unit for executing instruction of variable length | |
JPS5785148A (en) | Instruction sequence control device | |
JPS57157373A (en) | Vector processor | |
JPS5729152A (en) | Information processor prefetching instruction | |
JPS6418840A (en) | Information processor | |
JPS5587362A (en) | Buffer memory control system | |
JPS57113146A (en) | Instruction refetch system | |
JPS5388545A (en) | Processing system for vector order | |
JPS57200985A (en) | Buffer memory device | |
JPS5654550A (en) | Information processor | |
JPS56124954A (en) | Advance control type information processing equipment | |
JPS55153053A (en) | Information processor | |
JPS5559551A (en) | Information processor |