JPS5559551A - Information processor - Google Patents

Information processor

Info

Publication number
JPS5559551A
JPS5559551A JP13341478A JP13341478A JPS5559551A JP S5559551 A JPS5559551 A JP S5559551A JP 13341478 A JP13341478 A JP 13341478A JP 13341478 A JP13341478 A JP 13341478A JP S5559551 A JPS5559551 A JP S5559551A
Authority
JP
Japan
Prior art keywords
data
order
given
field
arithmetic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13341478A
Other languages
Japanese (ja)
Inventor
Hiroshi Kadota
Yoichi Hirasawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP13341478A priority Critical patent/JPS5559551A/en
Publication of JPS5559551A publication Critical patent/JPS5559551A/en
Pending legal-status Critical Current

Links

Landscapes

  • Executing Machine-Instructions (AREA)

Abstract

PURPOSE: To enhance the processing function without increasing the order function for the information processor which processes the information based on the order word, by carrying out the process independent from the order shown the order word when the information is the prescribed one.
CONSTITUTION: The order word composed of the arithmetic indication code and the immediate IM data code is drawn into instruction decoder 10 and IM field 11 from bus 16. Gate circit part 14 is provided between buses 18 and 19 which connect field 11 to logic arithmetic part 12, and the data in place of the IM data is supplied to part 14 from data input source 15 via bus 20. The control is given via control line 23 from decoder 10 to decide whether the input to ALU12 should be substituted by the IM data given from the IM field or the data given from data source 15. The IM data of accumulator 13 holding the addition data or the data from data source 15 is supplied to ALU12 and then calculated, and this arithmetic result is held at accumulator 13.
COPYRIGHT: (C)1980,JPO&Japio
JP13341478A 1978-10-30 1978-10-30 Information processor Pending JPS5559551A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13341478A JPS5559551A (en) 1978-10-30 1978-10-30 Information processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13341478A JPS5559551A (en) 1978-10-30 1978-10-30 Information processor

Publications (1)

Publication Number Publication Date
JPS5559551A true JPS5559551A (en) 1980-05-06

Family

ID=15104204

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13341478A Pending JPS5559551A (en) 1978-10-30 1978-10-30 Information processor

Country Status (1)

Country Link
JP (1) JPS5559551A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007065999A (en) * 2005-08-31 2007-03-15 Denso Corp Encoding system for instruction code and cpu
US7991982B2 (en) 2005-01-17 2011-08-02 Denso Corporation Microcomputer and encoding system for executing peripheral function instructions

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5074353A (en) * 1973-11-01 1975-06-19
JPS5397349A (en) * 1977-02-05 1978-08-25 Fujitsu Ltd Order decording system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5074353A (en) * 1973-11-01 1975-06-19
JPS5397349A (en) * 1977-02-05 1978-08-25 Fujitsu Ltd Order decording system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7991982B2 (en) 2005-01-17 2011-08-02 Denso Corporation Microcomputer and encoding system for executing peripheral function instructions
JP2007065999A (en) * 2005-08-31 2007-03-15 Denso Corp Encoding system for instruction code and cpu
JP4645369B2 (en) * 2005-08-31 2011-03-09 株式会社デンソー CPU

Similar Documents

Publication Publication Date Title
JPS55112651A (en) Virtual computer system
JPS56129950A (en) Information processor
JPS5532118A (en) Data processing system
JPS5559551A (en) Information processor
JPS6472237A (en) Address calculation system
JPS5537663A (en) Start system of option hardware
JPS54107647A (en) Data processor
JPS6474617A (en) Floating-point arithmetic system
JPS5520550A (en) Audio apparatus
JPS5544662A (en) Input/output program control unit
JPS5599656A (en) Interruption processor
JPS5388545A (en) Processing system for vector order
JPS56147246A (en) Program control device
JPS52130256A (en) Information processing unit
JPS54145447A (en) Input-output control system
JPS5621241A (en) Pipeline control method for computer operation
JPS54114945A (en) Information processing system
JPS54125941A (en) Arithmetic process system for data processor added with operation accelerated hardware
JPS5421229A (en) Data fetch system
JPS54148445A (en) Data transfer control unit
JPS54105442A (en) Microprogram control system
JPS5734254A (en) Information processing device
JPS54106135A (en) Data process system
JPS5687129A (en) Execution order controlling system of microprogram for data processor
JPS57196356A (en) Data processing method