JPS5733473A - Memory access control system - Google Patents

Memory access control system

Info

Publication number
JPS5733473A
JPS5733473A JP10550580A JP10550580A JPS5733473A JP S5733473 A JPS5733473 A JP S5733473A JP 10550580 A JP10550580 A JP 10550580A JP 10550580 A JP10550580 A JP 10550580A JP S5733473 A JPS5733473 A JP S5733473A
Authority
JP
Japan
Prior art keywords
access
given
access request
cpu3
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10550580A
Other languages
English (en)
Japanese (ja)
Other versions
JPS622343B2 (enrdf_load_stackoverflow
Inventor
Hidehiko Nishida
Akira Hattori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10550580A priority Critical patent/JPS5733473A/ja
Publication of JPS5733473A publication Critical patent/JPS5733473A/ja
Publication of JPS622343B2 publication Critical patent/JPS622343B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP10550580A 1980-07-31 1980-07-31 Memory access control system Granted JPS5733473A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10550580A JPS5733473A (en) 1980-07-31 1980-07-31 Memory access control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10550580A JPS5733473A (en) 1980-07-31 1980-07-31 Memory access control system

Publications (2)

Publication Number Publication Date
JPS5733473A true JPS5733473A (en) 1982-02-23
JPS622343B2 JPS622343B2 (enrdf_load_stackoverflow) 1987-01-19

Family

ID=14409451

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10550580A Granted JPS5733473A (en) 1980-07-31 1980-07-31 Memory access control system

Country Status (1)

Country Link
JP (1) JPS5733473A (enrdf_load_stackoverflow)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5730168A (en) * 1980-07-29 1982-02-18 Nec Corp Cash memory access system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5730168A (en) * 1980-07-29 1982-02-18 Nec Corp Cash memory access system

Also Published As

Publication number Publication date
JPS622343B2 (enrdf_load_stackoverflow) 1987-01-19

Similar Documents

Publication Publication Date Title
DE3688363D1 (de) Unterbrechungsabwicklung in einem multiprozessorrechnersystem.
CA2009555A1 (en) Virtual computer system having improved input/output interrupt control
ES457986A1 (es) Micro-ordenador del tipo de organos de tratamiento multiple.
GB1335031A (en) Data processors
US5228127A (en) Clustered multiprocessor system with global controller connected to each cluster memory control unit for directing order from processor to different cluster processors
CA2011388A1 (en) Interrupt controller for multiprocessor systems
GB1373828A (en) Data processing systems
EP0287295A3 (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
CA2205247A1 (en) Avionic computer software interpreter
DK381686A (da) Prioritetsfordelingskredsloeb til samarbejdende datamaskiner
JPS56114063A (en) Multiprocessor
MY116719A (en) Using intelligent bridges with pico-code to improve interrupt response
JPS5733473A (en) Memory access control system
ATE142803T1 (de) Deblockierverfahren eines multiprozessor-multibus-systems
CA2145553A1 (en) Multi-Processor System Including Priority Arbitrator for Arbitrating Request Issued from Processors
FR2447577A1 (fr) Dispositif de traitement de donnees comportant une pluralite de sous-processeurs.
JPS5717058A (en) Control system of microprogram
JPS5628592A (en) Time control system
JPS5720984A (en) Multiprocessor system
GB1377795A (en) Information processing systems
JPS559217A (en) Connection system for multiprocessor
JPS642159A (en) Bus controller for multiprocessor
JPS6446866A (en) Inter-processor simultaneous informing system
JPS56155453A (en) Program execution controlling system
JPS57105047A (en) Interruption processing system of computer measuring control system