JPS5733473A - Memory access control system - Google Patents
Memory access control systemInfo
- Publication number
- JPS5733473A JPS5733473A JP10550580A JP10550580A JPS5733473A JP S5733473 A JPS5733473 A JP S5733473A JP 10550580 A JP10550580 A JP 10550580A JP 10550580 A JP10550580 A JP 10550580A JP S5733473 A JPS5733473 A JP S5733473A
- Authority
- JP
- Japan
- Prior art keywords
- access
- given
- access request
- cpu3
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To eliminate the useless access time, by just setting the access request to a main memory under the queuing state at the access side of an intermediate buffer memory. CONSTITUTION:An access request given from a CPU3 of the 3rd central processor is given to a buffer access control part 6 while the access requests given from CPU1 and CPU2 of the 1st and 2nd central processors respectively. In such case, an access is requested to an access state monitor part 5 if the fact that the operand of the side to receive an access request is not set to an intermediate buffer memory 1 is decided from the result of an index given to a control table 1-0. In this case, the 1st and 2nd access controllers 3 and 4 are executing the preceding accesses. Accordingly a monitor part 5 transmits a busy signal to the control part 6 to repeal the access request. However, the CPU3 holds this access at a register R3 and thus applies this access again to the part 6.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10550580A JPS5733473A (en) | 1980-07-31 | 1980-07-31 | Memory access control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10550580A JPS5733473A (en) | 1980-07-31 | 1980-07-31 | Memory access control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5733473A true JPS5733473A (en) | 1982-02-23 |
JPS622343B2 JPS622343B2 (en) | 1987-01-19 |
Family
ID=14409451
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10550580A Granted JPS5733473A (en) | 1980-07-31 | 1980-07-31 | Memory access control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5733473A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5730168A (en) * | 1980-07-29 | 1982-02-18 | Nec Corp | Cash memory access system |
-
1980
- 1980-07-31 JP JP10550580A patent/JPS5733473A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5730168A (en) * | 1980-07-29 | 1982-02-18 | Nec Corp | Cash memory access system |
Also Published As
Publication number | Publication date |
---|---|
JPS622343B2 (en) | 1987-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3688363D1 (en) | INTERRUPTION PROCESSING IN A MULTIPROCESSOR COMPUTER SYSTEM. | |
CA2009555A1 (en) | Virtual computer system having improved input/output interrupt control | |
ES457986A1 (en) | Shared memory multi-microprocessor computer system | |
JPS643755A (en) | Cache memory control system | |
GB1335031A (en) | Data processors | |
US5228127A (en) | Clustered multiprocessor system with global controller connected to each cluster memory control unit for directing order from processor to different cluster processors | |
CA2011388A1 (en) | Interrupt controller for multiprocessor systems | |
GB1373828A (en) | Data processing systems | |
EP0287295A3 (en) | Multiple i/o bus virtual broadcast of programmed i/o instructions | |
CA2205247A1 (en) | Avionic computer software interpreter | |
JPS56114063A (en) | Multiprocessor | |
MY116719A (en) | Using intelligent bridges with pico-code to improve interrupt response | |
JPS5733473A (en) | Memory access control system | |
ATE142803T1 (en) | DEBLOCKING METHOD OF A MULTIPROCESSOR MULTIBUS SYSTEM | |
CA2145553A1 (en) | Multi-Processor System Including Priority Arbitrator for Arbitrating Request Issued from Processors | |
JPS57178553A (en) | Multiprocessor system | |
FR2447577A1 (en) | Multiple processor computer system - adopts initial interconnection structure until re-configured under program control | |
JPS5717058A (en) | Control system of microprogram | |
JPS5640391A (en) | Multiprocessor control system | |
JPS5628592A (en) | Time control system | |
JPS57206974A (en) | Shared memory control circuit | |
JPS5720984A (en) | Multiprocessor system | |
GB1377795A (en) | Information processing systems | |
JPS559217A (en) | Connection system for multiprocessor | |
JPS6446866A (en) | Inter-processor simultaneous informing system |