JPS57211628A - Controller for shared input and output loop bus of multicomputer system - Google Patents

Controller for shared input and output loop bus of multicomputer system

Info

Publication number
JPS57211628A
JPS57211628A JP56095248A JP9524881A JPS57211628A JP S57211628 A JPS57211628 A JP S57211628A JP 56095248 A JP56095248 A JP 56095248A JP 9524881 A JP9524881 A JP 9524881A JP S57211628 A JPS57211628 A JP S57211628A
Authority
JP
Japan
Prior art keywords
input
output devices
occupation
issued
multicomputer system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56095248A
Other languages
Japanese (ja)
Other versions
JPS614135B2 (en
Inventor
Hiroshi Kobayashi
Hiroaki Nakanishi
Seiichi Yasumoto
Yasushi Fukunaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56095248A priority Critical patent/JPS57211628A/en
Publication of JPS57211628A publication Critical patent/JPS57211628A/en
Publication of JPS614135B2 publication Critical patent/JPS614135B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass

Abstract

PURPOSE:To control the sharing of input/output devices to simplify software for common control, by giving occupation and release control functions to stations in the multicomputer system where input/output devices are shared. CONSTITUTION:Stations 140 and 141 for occupation and release processings are provided with circuits 342 and 511 where information indicating that the occupation request from another computer 12 is issued to input/output devices P1-P3, which one computer 12 occupies, are stored; and if the occupation request from another computer 12 is issued when input/output devices are occupied by one computer, timings when release requests to occupied input/output devices P1-P3 are issued are reported to all computers C1-C3 connected to a loop bus 15 by one transfer. Consequently, the sharing of input/output devices P1-P3 is controlled without providing a shared memory among computers 12 and its peripheral controlling circuit.
JP56095248A 1981-06-22 1981-06-22 Controller for shared input and output loop bus of multicomputer system Granted JPS57211628A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56095248A JPS57211628A (en) 1981-06-22 1981-06-22 Controller for shared input and output loop bus of multicomputer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56095248A JPS57211628A (en) 1981-06-22 1981-06-22 Controller for shared input and output loop bus of multicomputer system

Publications (2)

Publication Number Publication Date
JPS57211628A true JPS57211628A (en) 1982-12-25
JPS614135B2 JPS614135B2 (en) 1986-02-07

Family

ID=14132447

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56095248A Granted JPS57211628A (en) 1981-06-22 1981-06-22 Controller for shared input and output loop bus of multicomputer system

Country Status (1)

Country Link
JP (1) JPS57211628A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6033761A (en) * 1983-08-04 1985-02-21 Amada Co Ltd Operating system of local network system
WO1992005490A1 (en) * 1990-09-18 1992-04-02 Fujitsu Limited Exclusive control method for shared memory
WO1992005489A1 (en) * 1990-09-18 1992-04-02 Fujitsu Limited Method of nonsynchronous access to shared memory
US6108755A (en) * 1990-09-18 2000-08-22 Fujitsu Limited Asynchronous access system to a shared storage

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6033761A (en) * 1983-08-04 1985-02-21 Amada Co Ltd Operating system of local network system
WO1992005490A1 (en) * 1990-09-18 1992-04-02 Fujitsu Limited Exclusive control method for shared memory
WO1992005489A1 (en) * 1990-09-18 1992-04-02 Fujitsu Limited Method of nonsynchronous access to shared memory
US5377324A (en) * 1990-09-18 1994-12-27 Fujitsu Limited Exclusive shared storage control system in computer system
US6108755A (en) * 1990-09-18 2000-08-22 Fujitsu Limited Asynchronous access system to a shared storage

Also Published As

Publication number Publication date
JPS614135B2 (en) 1986-02-07

Similar Documents

Publication Publication Date Title
KR930008039B1 (en) Bus master interface circuit with transparent preemption of a data transfer operation
ES487173A1 (en) Input/output controller for a data processing system.
ES455335A1 (en) Shared direct memory access controller
JPS5837585B2 (en) Keisan Kisouchi
US4691280A (en) High performance multi-processor system
EP0271582B1 (en) Bus mediation system
GB1148262A (en) Digital computing system
JPS55153024A (en) Bus control system
JPS57211628A (en) Controller for shared input and output loop bus of multicomputer system
JPS5672752A (en) Controller for occupation of common bus line
US6742064B2 (en) Programmable throttle circuit for each control device of a processing system
ATE169135T1 (en) PERSONAL COMPUTER WITH LOCAL BUS ARBITRATION
JP2619385B2 (en) DMA controller
JPS6280753A (en) Bus control system
JPS61136159A (en) Single chip microcomputer
JPS5759222A (en) Dma data transfer system
JPH0215152Y2 (en)
JPS59111563A (en) Controlling system of multi-processor
JPS5734202A (en) Data input and output method for electronic computer
JPH0652118A (en) Controller for plural central arithmetic processing units
JPS62160560A (en) Bus control system
JPH0354374B2 (en)
JPS5783864A (en) Multiprocessor system
JPH02280261A (en) Dma controller
JPS56111935A (en) Direct memory access system