JPS5734202A - Data input and output method for electronic computer - Google Patents

Data input and output method for electronic computer

Info

Publication number
JPS5734202A
JPS5734202A JP10832080A JP10832080A JPS5734202A JP S5734202 A JPS5734202 A JP S5734202A JP 10832080 A JP10832080 A JP 10832080A JP 10832080 A JP10832080 A JP 10832080A JP S5734202 A JPS5734202 A JP S5734202A
Authority
JP
Japan
Prior art keywords
signals
memory
electronic computer
computer
spu21
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10832080A
Other languages
Japanese (ja)
Inventor
Haruki Inoue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Engineering Co Ltd
Hitachi Ltd
Original Assignee
Hitachi Engineering Co Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Engineering Co Ltd, Hitachi Ltd filed Critical Hitachi Engineering Co Ltd
Priority to JP10832080A priority Critical patent/JPS5734202A/en
Publication of JPS5734202A publication Critical patent/JPS5734202A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Control By Computers (AREA)

Abstract

PURPOSE:To reduce the load of an electronic computer system for control by making it possible to access process I/O signals directly from CPU. CONSTITUTION:A subprocessing unit SPU21 is installed in a computer 1 to connect all process status signals 3 and process control signals 4 to the SPU21 and access information in a global memory 23 through a controller 22. If the SPU 21 always monitors all signals on a plant and transfers information to the memory periodically, it is good enough for the CPU9 to transfer information to the memory 23 only at the generation of a processing request event. Since only peripheral equipments 13 are connected to a bus line 11, the occoupation ratio of the bus line 11 can be decreased, reducing load for both the software and hardware of the computer.
JP10832080A 1980-08-08 1980-08-08 Data input and output method for electronic computer Pending JPS5734202A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10832080A JPS5734202A (en) 1980-08-08 1980-08-08 Data input and output method for electronic computer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10832080A JPS5734202A (en) 1980-08-08 1980-08-08 Data input and output method for electronic computer

Publications (1)

Publication Number Publication Date
JPS5734202A true JPS5734202A (en) 1982-02-24

Family

ID=14481715

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10832080A Pending JPS5734202A (en) 1980-08-08 1980-08-08 Data input and output method for electronic computer

Country Status (1)

Country Link
JP (1) JPS5734202A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63305403A (en) * 1987-06-05 1988-12-13 Nippon Steel Corp Process control computer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63305403A (en) * 1987-06-05 1988-12-13 Nippon Steel Corp Process control computer

Similar Documents

Publication Publication Date Title
AU585076B2 (en) Interrupt handling in a multiprocessor computing system
JPS60198667A (en) Integrated circuit incorporating processor and memory
CA2240932A1 (en) Processor independent error checking arrangement
JPS5717014A (en) Numerical controller
JPS5734202A (en) Data input and output method for electronic computer
JPS5714952A (en) Doubled computer control system
DE3856389D1 (en) Input-output control that has input / output windows with address ranges and has the ability to read and write beforehand
JPS6433658A (en) Computer system
EP0473278B1 (en) Logic apparatus for use with a computing device
JPS57136203A (en) Process control system
JPS58217060A (en) Backup system of decentralized computer system
EP0278263A3 (en) Multiple bus dma controller
JPS62127962A (en) Microcomputer
JPS55150032A (en) Data transfer system
JPS5692619A (en) Coupling method of electronic computer and direct memory access device
TW327213B (en) A multiprocessor computer apparatus
KR950009426A (en) Data path controller in the input / output processor of the TICOM system
JPH04338859A (en) Computer device
JPS56111935A (en) Direct memory access system
JPS6097461A (en) Data bus control circuit
JPS57143658A (en) Microcomputer compounding system
JPH06208541A (en) Bus controller of multitask system
JPS57168322A (en) Input/output processing system
JPS60209867A (en) Common bus control system
GB2225882A (en) Computer bus structure for multiple processors