JPS57208873A - Output inverter with controlling clock - Google Patents

Output inverter with controlling clock

Info

Publication number
JPS57208873A
JPS57208873A JP56092314A JP9231481A JPS57208873A JP S57208873 A JPS57208873 A JP S57208873A JP 56092314 A JP56092314 A JP 56092314A JP 9231481 A JP9231481 A JP 9231481A JP S57208873 A JPS57208873 A JP S57208873A
Authority
JP
Japan
Prior art keywords
output inverter
driver
input terminal
controlling clock
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56092314A
Other languages
Japanese (ja)
Inventor
Hiroaki Takahashi
Shigeru Yamazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56092314A priority Critical patent/JPS57208873A/en
Publication of JPS57208873A publication Critical patent/JPS57208873A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Abstract

PURPOSE:To form the output inverter controlled through a clock without connecting an MOS in series by mounting a pre-driver with a data input terminal and a clock input terminal at the pre-stage of the output inverter. CONSTITUTION:A C-MOS inverter as the output inverter is formed by a P-ch MOS10 and an N-ch MOS11. The pre-driver 8 is mounted at the pre-stage of the output inverter. The pre-driver 8 has the data input terminal 6 and the clock input terminal 7. Signals applied to the output inverter are controlled by the pre-driver 8.
JP56092314A 1981-06-17 1981-06-17 Output inverter with controlling clock Pending JPS57208873A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56092314A JPS57208873A (en) 1981-06-17 1981-06-17 Output inverter with controlling clock

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56092314A JPS57208873A (en) 1981-06-17 1981-06-17 Output inverter with controlling clock

Publications (1)

Publication Number Publication Date
JPS57208873A true JPS57208873A (en) 1982-12-22

Family

ID=14050931

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56092314A Pending JPS57208873A (en) 1981-06-17 1981-06-17 Output inverter with controlling clock

Country Status (1)

Country Link
JP (1) JPS57208873A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50111951A (en) * 1974-02-13 1975-09-03

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50111951A (en) * 1974-02-13 1975-09-03

Similar Documents

Publication Publication Date Title
JPS556696A (en) Input and output controller
JPS5363851A (en) Push-pull pulse amplifier circuit
EP0164421A4 (en) Programmable controller.
DE3173631D1 (en) Procedure and circuit arrangement for checking a circuit which is integrated with a three-state driver, which is driven to high impedance by this circuit
GB2139841B (en) Integrated circuit output stage
UA15567A (en) Device for integrated circuit package control
AU7898287A (en) Gate coupled input circuit
JPS57208873A (en) Output inverter with controlling clock
JPS54140849A (en) Output*input controller
JPS57210718A (en) Signal change detecting circuit
JPS57196627A (en) Electronic circuit device
JPS54154964A (en) Programable counter
JPS6418314A (en) Logic circuit
JPS5746535A (en) Mos type circuit
AU7898187A (en) Gate coupled input circuit
GB8413884D0 (en) Carrying out value input and output operations
JPS54140444A (en) Ratch circuit
JPS5510263A (en) Data collection controller
JPS5352348A (en) Cmos input circuit
JPS5768929A (en) Flip-flop circuit
JPS57119523A (en) Programmable logic array
JPS5469040A (en) Driving system for c-mos circuit
JPS55134411A (en) Pulse set-type constant-voltage power source
JPS5539474A (en) Flip-flop circuit
JPS5511624A (en) Holding device of multiple selection signal