JPS57203276A - Information storage device - Google Patents

Information storage device

Info

Publication number
JPS57203276A
JPS57203276A JP56088375A JP8837581A JPS57203276A JP S57203276 A JPS57203276 A JP S57203276A JP 56088375 A JP56088375 A JP 56088375A JP 8837581 A JP8837581 A JP 8837581A JP S57203276 A JPS57203276 A JP S57203276A
Authority
JP
Japan
Prior art keywords
information
address information
storage
circuit
stored
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56088375A
Other languages
English (en)
Japanese (ja)
Inventor
Tadanobu Nikaido
Norio Miyahara
Kanji Tawara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP56088375A priority Critical patent/JPS57203276A/ja
Priority to US06/385,163 priority patent/US4564926A/en
Priority to GB08216466A priority patent/GB2101372B/en
Priority to FR8209912A priority patent/FR2507372B1/fr
Priority to SE8203553A priority patent/SE451914B/sv
Priority to NL8202302A priority patent/NL8202302A/nl
Priority to CA000404796A priority patent/CA1188425A/en
Priority to DE19823221872 priority patent/DE3221872A1/de
Publication of JPS57203276A publication Critical patent/JPS57203276A/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • G06F7/785Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using a RAM
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/06Address interface arrangements, e.g. address buffers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/18Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/08Time only switching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Static Random-Access Memory (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Memory System (AREA)
JP56088375A 1981-06-09 1981-06-09 Information storage device Pending JPS57203276A (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
JP56088375A JPS57203276A (en) 1981-06-09 1981-06-09 Information storage device
US06/385,163 US4564926A (en) 1981-06-09 1982-06-04 Information memory device with address multiplexing
GB08216466A GB2101372B (en) 1981-06-09 1982-06-07 Information memory devices
FR8209912A FR2507372B1 (fr) 1981-06-09 1982-06-08 Dispositif a memoire du type a ecriture-lecture sequentielle et selective a partir d'informations d'adresse
SE8203553A SE451914B (sv) 1981-06-09 1982-06-08 Integrerad minnesanordning for en tidsomkopplare
NL8202302A NL8202302A (nl) 1981-06-09 1982-06-08 Informatie-geheugeninrichting.
CA000404796A CA1188425A (en) 1981-06-09 1982-06-09 Information memory devices
DE19823221872 DE3221872A1 (de) 1981-06-09 1982-06-09 Informations-speicheranordnung

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56088375A JPS57203276A (en) 1981-06-09 1981-06-09 Information storage device

Publications (1)

Publication Number Publication Date
JPS57203276A true JPS57203276A (en) 1982-12-13

Family

ID=13941040

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56088375A Pending JPS57203276A (en) 1981-06-09 1981-06-09 Information storage device

Country Status (8)

Country Link
US (1) US4564926A (US20030204162A1-20031030-M00001.png)
JP (1) JPS57203276A (US20030204162A1-20031030-M00001.png)
CA (1) CA1188425A (US20030204162A1-20031030-M00001.png)
DE (1) DE3221872A1 (US20030204162A1-20031030-M00001.png)
FR (1) FR2507372B1 (US20030204162A1-20031030-M00001.png)
GB (1) GB2101372B (US20030204162A1-20031030-M00001.png)
NL (1) NL8202302A (US20030204162A1-20031030-M00001.png)
SE (1) SE451914B (US20030204162A1-20031030-M00001.png)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59180871A (ja) * 1983-03-31 1984-10-15 Fujitsu Ltd 半導体メモリ装置
CN107979127A (zh) * 2017-11-21 2018-05-01 深圳艾斯特创新科技有限公司 一种基于单线通信的智能电池实现多电池并联通信的方案

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58137391A (ja) * 1982-02-10 1983-08-15 Fujitsu Ltd 時間スイツチ回路
GB2138230B (en) * 1983-04-12 1986-12-03 Sony Corp Dynamic random access memory arrangements
FR2554952B1 (fr) * 1983-11-15 1989-04-28 Telecommunications Sa Procede et systeme d'adressage pour memoire dynamique
JPH0642263B2 (ja) * 1984-11-26 1994-06-01 株式会社日立製作所 デ−タ処理装置
US4742474A (en) * 1985-04-05 1988-05-03 Tektronix, Inc. Variable access frame buffer memory
US4685084A (en) * 1985-06-07 1987-08-04 Intel Corporation Apparatus for selecting alternate addressing mode and read-only memory
US4815033A (en) * 1985-12-10 1989-03-21 Advanced Micro Devices, Inc. Method and apparatus for accessing a color palette synchronously during refreshing of a monitor and asynchronously during updating of the palette
JPH0779514B2 (ja) * 1986-01-24 1995-08-23 日本電気株式会社 時分割時間スイツチ制御方式
US4949301A (en) * 1986-03-06 1990-08-14 Advanced Micro Devices, Inc. Improved pointer FIFO controller for converting a standard RAM into a simulated dual FIFO by controlling the RAM's address inputs
US5133062A (en) * 1986-03-06 1992-07-21 Advanced Micro Devices, Inc. RAM buffer controller for providing simulated first-in-first-out (FIFO) buffers in a random access memory
JPH0221490A (ja) * 1988-07-07 1990-01-24 Oki Electric Ind Co Ltd ダイナミック・ランダム・アクセス・メモリ
US5005157A (en) * 1989-11-13 1991-04-02 Chips & Technologies, Inc. Apparatus for selectively providing RAS signals or RAS timing and coded RAS address signals
US5923604A (en) * 1997-12-23 1999-07-13 Micron Technology, Inc. Method and apparatus for anticipatory selection of external or internal addresses in a synchronous memory device
TW430815B (en) * 1998-06-03 2001-04-21 Fujitsu Ltd Semiconductor integrated circuit memory and, bus control method
US7917825B2 (en) * 2006-12-15 2011-03-29 Joo-Sang Lee Method and apparatus for selectively utilizing information within a semiconductor device

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3638199A (en) * 1969-12-19 1972-01-25 Ibm Data-processing system with a storage having a plurality of simultaneously accessible locations
US3798617A (en) * 1970-11-04 1974-03-19 Gen Instrument Corp Permanent storage memory and means for addressing
GB1458526A (en) * 1973-07-26 1976-12-15 Gen Electric Co Ltd Telecommunications switching networks
US3956593B2 (en) * 1974-10-15 1993-05-25 Time space time(tst)switch with combined and distributed state store and control store
FR2341999A1 (fr) * 1976-02-17 1977-09-16 Thomson Csf Matrice temporelle symetrique, et autocommutateur muni d'une telle matrice
US4099256A (en) * 1976-11-16 1978-07-04 Bell Telephone Laboratories, Incorporated Method and apparatus for establishing, reading, and rapidly clearing a translation table memory
US4207618A (en) * 1978-06-26 1980-06-10 Texas Instruments Incorporated On-chip refresh for dynamic memory
FR2447660A1 (fr) * 1979-01-26 1980-08-22 Cit Alcatel Dispositif commande de repartition de trafic pour un reseau de commutation temporelle
US4347589A (en) * 1979-05-15 1982-08-31 Mostek Corporation Refresh counter test
DE3009872C2 (de) * 1980-03-14 1984-05-30 Siemens AG, 1000 Berlin und 8000 München Verfahren zum Regenerieren von in einem dynamischen MOS-Speicher gespeicherten Daten unter Berücksichtigung von Schreib- und Lesezyklen und Schaltungsanordnung zur Durchführung des Verfahrens
JPS57212677A (en) * 1981-06-24 1982-12-27 Nec Corp Storage element

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59180871A (ja) * 1983-03-31 1984-10-15 Fujitsu Ltd 半導体メモリ装置
JPH059872B2 (US20030204162A1-20031030-M00001.png) * 1983-03-31 1993-02-08 Fujitsu Ltd
CN107979127A (zh) * 2017-11-21 2018-05-01 深圳艾斯特创新科技有限公司 一种基于单线通信的智能电池实现多电池并联通信的方案

Also Published As

Publication number Publication date
CA1188425A (en) 1985-06-04
US4564926A (en) 1986-01-14
DE3221872A1 (de) 1983-03-03
GB2101372A (en) 1983-01-12
NL8202302A (nl) 1983-01-03
GB2101372B (en) 1985-03-27
SE8203553L (sv) 1982-12-10
FR2507372B1 (fr) 1987-04-24
DE3221872C2 (US20030204162A1-20031030-M00001.png) 1987-02-19
FR2507372A1 (fr) 1982-12-10
SE451914B (sv) 1987-11-02

Similar Documents

Publication Publication Date Title
JPS57203276A (en) Information storage device
JPS57169865A (en) Picture information storage device
JPS56168279A (en) Information retrieval device
JPS5763557A (en) Electronic copying device
JPS57164331A (en) Buffer controller
JPS55154648A (en) Disc cash control system
JPS5644908A (en) Plant data recording device
JPS5558808A (en) Magnetic recording and reproducing unit
JPS54143033A (en) Buffer unit
JPS57203275A (en) Information storage device
JPS57111776A (en) Video processing system
JPS5545242A (en) Storage-type facsimile unit
JPS52106642A (en) Data transfer unit
JPS5545169A (en) Memory unit
JPS57189307A (en) Recording and reproducing device
JPS56146344A (en) Terminal control device
JPS5523526A (en) Data retrieval device
JPS5745659A (en) Memory address managing device
JPS5324989A (en) Controlling device of reactor
JPS5636704A (en) Sequence program translation system of programmable sequence controller
JPS56111968A (en) Information retrieving device
JPS5793468A (en) Time series processing system of table format data
JPS564826A (en) Electronic computer
JPS5582343A (en) Character processing system
JPS57103570A (en) Picture processor