JPS57150227A - Buffer circuit - Google Patents
Buffer circuitInfo
- Publication number
- JPS57150227A JPS57150227A JP56035724A JP3572481A JPS57150227A JP S57150227 A JPS57150227 A JP S57150227A JP 56035724 A JP56035724 A JP 56035724A JP 3572481 A JP3572481 A JP 3572481A JP S57150227 A JPS57150227 A JP S57150227A
- Authority
- JP
- Japan
- Prior art keywords
- driving
- turned
- level
- cont
- high impedance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
- H03K19/09429—Multistate logic one of the states being the high impedance or floating state
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Small-Scale Networks (AREA)
- Dram (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56035724A JPS57150227A (en) | 1981-03-12 | 1981-03-12 | Buffer circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56035724A JPS57150227A (en) | 1981-03-12 | 1981-03-12 | Buffer circuit |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3266725A Division JPH0812996B2 (ja) | 1991-07-15 | 1991-07-15 | バッファ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57150227A true JPS57150227A (en) | 1982-09-17 |
JPH0456491B2 JPH0456491B2 (enrdf_load_stackoverflow) | 1992-09-08 |
Family
ID=12449795
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56035724A Granted JPS57150227A (en) | 1981-03-12 | 1981-03-12 | Buffer circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57150227A (enrdf_load_stackoverflow) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58172022A (ja) * | 1982-03-29 | 1983-10-08 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | 駆動回路 |
JPS59229923A (ja) * | 1983-06-13 | 1984-12-24 | Hitachi Ltd | 集積回路用論理回路 |
JPS59229924A (ja) * | 1983-06-13 | 1984-12-24 | Hitachi Ltd | 集積回路用論理回路 |
JPS61212116A (ja) * | 1985-03-15 | 1986-09-20 | Nec Corp | 半導体集積回路 |
JPH03142788A (ja) * | 1989-10-27 | 1991-06-18 | Nec Corp | 半導体メモリ用センスアンプ回路 |
JPH0547185A (ja) * | 1991-08-09 | 1993-02-26 | Fujitsu Ltd | 出力回路 |
JPH08102194A (ja) * | 1994-09-30 | 1996-04-16 | Nec Corp | 半導体メモリ回路 |
US7289572B2 (en) | 2002-10-07 | 2007-10-30 | International Business Machines Corporation | Method and system for scalable pre-driver to driver interface |
US8038517B2 (en) | 2005-09-13 | 2011-10-18 | Fujitsu General Limited | Air conditioner and method for assembling the same |
JP2017503303A (ja) * | 2014-01-09 | 2017-01-26 | クアルコム,インコーポレイテッド | ダイナミックランダムアクセスメモリ(dram)バックチャネル通信システムおよび方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5745623A (en) * | 1980-08-29 | 1982-03-15 | Fujitsu Ltd | Bidirectional input and output circuit |
-
1981
- 1981-03-12 JP JP56035724A patent/JPS57150227A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5745623A (en) * | 1980-08-29 | 1982-03-15 | Fujitsu Ltd | Bidirectional input and output circuit |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58172022A (ja) * | 1982-03-29 | 1983-10-08 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | 駆動回路 |
JPS59229923A (ja) * | 1983-06-13 | 1984-12-24 | Hitachi Ltd | 集積回路用論理回路 |
JPS59229924A (ja) * | 1983-06-13 | 1984-12-24 | Hitachi Ltd | 集積回路用論理回路 |
JPS61212116A (ja) * | 1985-03-15 | 1986-09-20 | Nec Corp | 半導体集積回路 |
JPH03142788A (ja) * | 1989-10-27 | 1991-06-18 | Nec Corp | 半導体メモリ用センスアンプ回路 |
JPH0547185A (ja) * | 1991-08-09 | 1993-02-26 | Fujitsu Ltd | 出力回路 |
JPH08102194A (ja) * | 1994-09-30 | 1996-04-16 | Nec Corp | 半導体メモリ回路 |
US7289572B2 (en) | 2002-10-07 | 2007-10-30 | International Business Machines Corporation | Method and system for scalable pre-driver to driver interface |
US8038517B2 (en) | 2005-09-13 | 2011-10-18 | Fujitsu General Limited | Air conditioner and method for assembling the same |
JP2017503303A (ja) * | 2014-01-09 | 2017-01-26 | クアルコム,インコーポレイテッド | ダイナミックランダムアクセスメモリ(dram)バックチャネル通信システムおよび方法 |
US10224081B2 (en) | 2014-01-09 | 2019-03-05 | Qualcomm Incorporated | Dynamic random access memory (DRAM) backchannel communication systems and methods |
Also Published As
Publication number | Publication date |
---|---|
JPH0456491B2 (enrdf_load_stackoverflow) | 1992-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4649373A (en) | Powered conservation system in battery powered keyboard device including a microprocessor | |
JPS57150227A (en) | Buffer circuit | |
EP0344894A3 (en) | Memory cell | |
CA2119200A1 (en) | Burst SRAMS for Use with a High Speed Clock | |
JP2881599B2 (ja) | Pc装着用ファックス/モデムの電源自動制御装置 | |
JPS57130286A (en) | Static semiconductor memory | |
JPS604676U (ja) | 衛生洗浄装置の制御回路 | |
EP0321847A3 (en) | Semiconductor memory capable of improving data rewrite speed | |
JPS5746535A (en) | Mos type circuit | |
JPS5616223A (en) | Interface circuit | |
JPS575142A (en) | Data processor with interface function | |
JPS61151927A (ja) | リレ−駆動方式 | |
KR940008120Y1 (ko) | 디스플레이용 메모리 제어회로 | |
JPS57189760A (en) | Restarting method of tracking system | |
JPS6473485A (en) | System card | |
JPS6451820A (en) | Relay drive system | |
KR910009037A (ko) | 소형 전화 교환기내의 중앙처리기 자동 리세트 회로 | |
JPS5939145A (ja) | デ−タ識別回路 | |
JPS6471293A (en) | Subscriber circuit | |
KR900002284A (ko) | 디지탈 오디오테이프 레코더의 전원차단시 모드변환회로 | |
JPS6218103B2 (enrdf_load_stackoverflow) | ||
JPS56110127A (en) | Data transfer control system | |
JPS58150128U (ja) | バスライン回路 | |
JPS6076447U (ja) | プログラマブルな高速モ−ド/低速モ−ド切り換えバス | |
JPS57206949A (en) | Data processing device |