JPS57130164A - Synchronization adjusting circuit - Google Patents

Synchronization adjusting circuit

Info

Publication number
JPS57130164A
JPS57130164A JP56016093A JP1609381A JPS57130164A JP S57130164 A JPS57130164 A JP S57130164A JP 56016093 A JP56016093 A JP 56016093A JP 1609381 A JP1609381 A JP 1609381A JP S57130164 A JPS57130164 A JP S57130164A
Authority
JP
Japan
Prior art keywords
tmg0
signal
return
tmg1
allowable range
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56016093A
Other languages
English (en)
Japanese (ja)
Other versions
JPS622352B2 (enExample
Inventor
Makoto Tazaki
Yukio Kamiya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56016093A priority Critical patent/JPS57130164A/ja
Publication of JPS57130164A publication Critical patent/JPS57130164A/ja
Publication of JPS622352B2 publication Critical patent/JPS622352B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP56016093A 1981-02-05 1981-02-05 Synchronization adjusting circuit Granted JPS57130164A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56016093A JPS57130164A (en) 1981-02-05 1981-02-05 Synchronization adjusting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56016093A JPS57130164A (en) 1981-02-05 1981-02-05 Synchronization adjusting circuit

Publications (2)

Publication Number Publication Date
JPS57130164A true JPS57130164A (en) 1982-08-12
JPS622352B2 JPS622352B2 (enExample) 1987-01-19

Family

ID=11906894

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56016093A Granted JPS57130164A (en) 1981-02-05 1981-02-05 Synchronization adjusting circuit

Country Status (1)

Country Link
JP (1) JPS57130164A (enExample)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5525175A (en) * 1978-08-14 1980-02-22 Nec Corp Control system of input-output device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5525175A (en) * 1978-08-14 1980-02-22 Nec Corp Control system of input-output device

Also Published As

Publication number Publication date
JPS622352B2 (enExample) 1987-01-19

Similar Documents

Publication Publication Date Title
CA1158779A (en) Multi-processor system
EP0135879B1 (en) Interface circuit and method for connecting a memory controller with a synchronous or an asynchronous bus system
HK7286A (en) Circuit for transferring signals
EP0380926A3 (en) Asynchronous microprocessor random access memory arbitration controller
EP0291335B1 (en) Generating clock pulses
EP0225512B1 (en) Digital free-running clock synchronizer
JPS56104529A (en) Flip-flop circuit
KR880005762A (ko) 데이타 전송 시스템
HK33286A (en) Data processing arrangements
JPS55121552A (en) Processing request control system
JPS5627429A (en) Bus control system
JPS56143036A (en) Response synchronizing system
JPS57125425A (en) System for information transmission
KR100446282B1 (ko) 시스템 버스 인터페이스 회로
SU1278860A1 (ru) Устройство дл опроса источников дискретных сообщений
KR0182703B1 (ko) 프로세서와 디바이스간의 타임 슬롯 스위치의 프레임 동기 발생회로
JPS57146347A (en) Data processing device
JPS57166646A (en) Logical circuit
JPS54133847A (en) Control system of memory unit
JPS55108068A (en) Memory control system
JPS5654696A (en) Memory device
JPS6448160A (en) Serial interface control system
JPS6458041A (en) Microcomputer
JPS5361930A (en) Synchronization system for non-synchronous signal
JPS54125904A (en) Interface circuit system for digital multiple lines suited to time-dividion exchange