JPS57118449U - - Google Patents

Info

Publication number
JPS57118449U
JPS57118449U JP1981003104U JP310481U JPS57118449U JP S57118449 U JPS57118449 U JP S57118449U JP 1981003104 U JP1981003104 U JP 1981003104U JP 310481 U JP310481 U JP 310481U JP S57118449 U JPS57118449 U JP S57118449U
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1981003104U
Other languages
Japanese (ja)
Other versions
JPS6347105Y2 (enExample
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1981003104U priority Critical patent/JPS6347105Y2/ja
Priority to US06/338,995 priority patent/US4408333A/en
Publication of JPS57118449U publication Critical patent/JPS57118449U/ja
Application granted granted Critical
Publication of JPS6347105Y2 publication Critical patent/JPS6347105Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Selective Calling Equipment (AREA)
  • Dc Digital Transmission (AREA)
JP1981003104U 1981-01-13 1981-01-13 Expired JPS6347105Y2 (enExample)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP1981003104U JPS6347105Y2 (enExample) 1981-01-13 1981-01-13
US06/338,995 US4408333A (en) 1981-01-13 1982-01-12 Data acquisition circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1981003104U JPS6347105Y2 (enExample) 1981-01-13 1981-01-13

Publications (2)

Publication Number Publication Date
JPS57118449U true JPS57118449U (enExample) 1982-07-22
JPS6347105Y2 JPS6347105Y2 (enExample) 1988-12-06

Family

ID=11548035

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1981003104U Expired JPS6347105Y2 (enExample) 1981-01-13 1981-01-13

Country Status (2)

Country Link
US (1) US4408333A (enExample)
JP (1) JPS6347105Y2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01188049A (ja) * 1988-01-21 1989-07-27 Nec Corp タイミング方式

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5866541A (ja) * 1981-10-15 1983-04-20 松下電工株式会社 ３相電力線搬送制御装置
US4580243A (en) * 1983-09-14 1986-04-01 Gte Automatic Electric Incorporated Circuit for duplex synchronization of asynchronous signals
FR2564267B1 (fr) * 1984-05-11 1991-03-29 Telecommunications Sa Circuit de synchronisation dans un multiplexeur de signaux numeriques plesiochrones
JP2687325B2 (ja) * 1984-12-18 1997-12-08 日本電気株式会社 分周回路
US4631484A (en) * 1984-12-21 1986-12-23 Allied Corporation Multimode pulse generator
US4633487A (en) * 1985-01-17 1986-12-30 Itt Corporation Automatic phasing apparatus for synchronizing digital data and timing signals
JPS61186023A (ja) * 1985-02-13 1986-08-19 Sharp Corp クロック発生回路
US4774422A (en) * 1987-05-01 1988-09-27 Digital Equipment Corporation High speed low pin count bus interface
US4829515A (en) * 1987-05-01 1989-05-09 Digital Equipment Corporation High performance low pin count bus interface
US4928290A (en) * 1988-11-07 1990-05-22 Ncr Corporation Circuit for stable synchronization of asynchronous data
US4973860A (en) * 1989-05-02 1990-11-27 Ast Research Inc. Circuit for synchronizing an asynchronous input signal to a high frequency clock
FR2646742B1 (fr) * 1989-05-03 1994-01-07 Telecommunications Sa Dispositif pour synchroniser un signal pseudo-binaire avec un signal d'horloge regeneree a sauts de phase
US5189379A (en) * 1989-11-16 1993-02-23 Fujitsu Limited Pulse width detecting circuit and PLL synthesizer circuit using the same
JP2828286B2 (ja) * 1989-11-16 1998-11-25 富士通株式会社 Ｐｌｌのロック検出回路
US5058140A (en) * 1990-03-12 1991-10-15 International Business Machines Corporation Self-correcting serial baud/bit alignment
EP0448744B1 (de) * 1990-03-26 1995-09-20 Siemens Aktiengesellschaft Taktsynchronisationsschaltung
US5225723A (en) * 1990-05-24 1993-07-06 Apple Computer, Inc. Circuitry for the timing data output enable pulses
US5920213A (en) * 1997-03-28 1999-07-06 Cypress Semiconductor Corp. Pulse discriminating clock synchronizer for logic derived clock signals for a programmable device
US6084447A (en) * 1997-03-28 2000-07-04 Cypress Semiconductor Corp. Pulse discriminating clock synchronizer for logic derived clock signals with synchronous clock suspension capability for a programmable device
US6055285A (en) * 1997-11-17 2000-04-25 Qlogic Corporation Synchronization circuit for transferring pointer between two asynchronous circuits
US6163550A (en) * 1997-11-17 2000-12-19 Qlogic Corporation State dependent synchronization circuit which synchronizes leading and trailing edges of asynchronous input pulses

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1228303B (de) * 1965-04-23 1966-11-10 Philips Patentverwaltung Einrichtung zur Synchronisation von Zaehlsignalen mit einer Taktpulsfrequenz
US3820030A (en) * 1973-09-05 1974-06-25 Gte Information Syst Inc Pulse sampling and synchronization circuit
US4222009A (en) * 1978-11-02 1980-09-09 Sperry Corporation Phase lock loop preconditioning circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01188049A (ja) * 1988-01-21 1989-07-27 Nec Corp タイミング方式

Also Published As

Publication number Publication date
US4408333A (en) 1983-10-04
JPS6347105Y2 (enExample) 1988-12-06

Similar Documents

Publication Publication Date Title
FR2497579B1 (enExample)
CH641315GA3 (enExample)
FR2501929B1 (enExample)
FR2500887B1 (enExample)
FR2501665B1 (enExample)
FR2503701B1 (enExample)
JPS57118449U (enExample)
FR2502346B1 (enExample)
FR2502843B1 (enExample)
DK33283D0 (enExample)
DE3278610T2 (enExample)
FR2503533B3 (enExample)
DE3280382D1 (enExample)
CH655503B (enExample)
CH655597B (enExample)
GR77703B (enExample)
FR2500865B1 (enExample)
FR2497723B1 (enExample)
FR2501932B3 (enExample)
FR2501469B3 (enExample)
FR2500925B1 (enExample)
FR2497711B1 (enExample)
FR2502103B2 (enExample)
FR2500239B1 (enExample)
FR2497713B1 (enExample)