JPS57117250A - Hybrid ic - Google Patents
Hybrid icInfo
- Publication number
- JPS57117250A JPS57117250A JP56004326A JP432681A JPS57117250A JP S57117250 A JPS57117250 A JP S57117250A JP 56004326 A JP56004326 A JP 56004326A JP 432681 A JP432681 A JP 432681A JP S57117250 A JPS57117250 A JP S57117250A
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- substrate
- conductive pattern
- plating
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10125—Reinforcing structures
- H01L2224/10126—Bump collar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To facilitate easy bonding without the need of heating up a substrate by forming conductive pattern by non-electrolyte nickel plating. CONSTITUTION:Ceramic is deposited on a metal substrate 1, to which epoxy resin of heat hardening property is soaked to form an insulation layer 2 and a conductive pattern is formed on the layer 2. The pattern 3 is formed with nonelectrolyte plating. Therefore, the substrate is not directly heated at the time of ultrasonic bonding because the pattern 3 is nickel coated.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56004326A JPS57117250A (en) | 1981-01-14 | 1981-01-14 | Hybrid ic |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56004326A JPS57117250A (en) | 1981-01-14 | 1981-01-14 | Hybrid ic |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57117250A true JPS57117250A (en) | 1982-07-21 |
Family
ID=11581321
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56004326A Pending JPS57117250A (en) | 1981-01-14 | 1981-01-14 | Hybrid ic |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57117250A (en) |
-
1981
- 1981-01-14 JP JP56004326A patent/JPS57117250A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES460415A1 (en) | Heating element | |
JPS57117250A (en) | Hybrid ic | |
JPS56164876A (en) | Thermal head | |
JPS551768A (en) | Surface acoustic wave element | |
JPS55127044A (en) | Electric circuit substrate and its manufacture | |
JPS55126851A (en) | Resistance type gas sensor | |
JPS5322365A (en) | Resin mold type semiconductor device and its production | |
JPS56133857A (en) | Manufacture of hybrid ic | |
JPS5782485A (en) | Formation of electrode | |
JPS57192908A (en) | Fixing method for soldering | |
GB926002A (en) | Improvements in radiant electrical resistance heaters and the production thereof | |
JPS6448492A (en) | Manufacture of flexible printed wiring board | |
JPS5428370A (en) | Method of plating polyester resin | |
JPS5563287A (en) | Thermal head | |
KR820001464Y1 (en) | Electrical heating system | |
JPS57107625A (en) | Manufacture for ceramic electronic component | |
JPS56129349A (en) | Method of manufacturing airtight terminal | |
JPS648260A (en) | Formation of composite metal-ceramics film | |
JPS5783473A (en) | Thermal head and its manufacture | |
JPS5680151A (en) | Production of semiconductor device having plated projecting electrode | |
JPS57185171A (en) | Thermal head | |
JPS54158739A (en) | Surface-like heat generating body | |
JPS5314564A (en) | Bonding method of s# chip and substrate | |
JPS5760846A (en) | Semiconductor device and its manufacture | |
GB704727A (en) | Improvements relating to the production of ceramic condensers in slab form |