JPS57109353A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS57109353A JPS57109353A JP18686980A JP18686980A JPS57109353A JP S57109353 A JPS57109353 A JP S57109353A JP 18686980 A JP18686980 A JP 18686980A JP 18686980 A JP18686980 A JP 18686980A JP S57109353 A JPS57109353 A JP S57109353A
- Authority
- JP
- Japan
- Prior art keywords
- wells
- semiconductor devices
- well
- single crystalline
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Local Oxidation Of Silicon (AREA)
- Bipolar Transistors (AREA)
- Element Separation (AREA)
Abstract
PURPOSE:To shorten the polishing time and to improve polishing accuracy by a method wherein the substrate surface is provided with an extra well in addition to the wells for semiconductor devices formation to accelerate single crystalline growth in the wells where semiconductor devices are to be formed. CONSTITUTION:An Si substrate 1 undergoes etching and a well is provided in a region 4 where no semiconductor devices is to be formed as well as in wells 2 and 3 where semiconductor devices are to be formed. Next, the substrate 1 is wholely covered with a single crystalline insulating film 5 and single crystalline Si films 6 and 7. Growth of Si in the wells 2 and 3 is accelerated due to the existence of the well 4. The Si films grown in the wells 2 and 3 are then polished to the extent where they are insulated by the insulating film 5, and circuit elements are formed in the wells 2 and 3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18686980A JPS60951B2 (en) | 1980-12-26 | 1980-12-26 | semiconductor equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18686980A JPS60951B2 (en) | 1980-12-26 | 1980-12-26 | semiconductor equipment |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57109353A true JPS57109353A (en) | 1982-07-07 |
JPS60951B2 JPS60951B2 (en) | 1985-01-11 |
Family
ID=16196088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18686980A Expired JPS60951B2 (en) | 1980-12-26 | 1980-12-26 | semiconductor equipment |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60951B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6261359A (en) * | 1985-09-11 | 1987-03-18 | Sanyo Electric Co Ltd | Manufacture of semiconductor device |
JPH0320044A (en) * | 1989-03-24 | 1991-01-29 | Internatl Business Mach Corp <Ibm> | Integrated circuti device and manufacture thereof |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61287285A (en) * | 1985-06-14 | 1986-12-17 | Hitachi Ltd | Laser oscillation tube |
-
1980
- 1980-12-26 JP JP18686980A patent/JPS60951B2/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6261359A (en) * | 1985-09-11 | 1987-03-18 | Sanyo Electric Co Ltd | Manufacture of semiconductor device |
JPH0320044A (en) * | 1989-03-24 | 1991-01-29 | Internatl Business Mach Corp <Ibm> | Integrated circuti device and manufacture thereof |
Also Published As
Publication number | Publication date |
---|---|
JPS60951B2 (en) | 1985-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54161268A (en) | Method of manufacturing semiconductor device growing silicon layer on sapphire substrate | |
JPS5269587A (en) | Device and manufacture for high voltage resisting semiconductor | |
JPS56115525A (en) | Manufacture of semiconductor device | |
JPS54589A (en) | Burying method of insulator | |
JPS54157485A (en) | Planar semiconductor device | |
JPS57109353A (en) | Semiconductor device | |
JPS56146247A (en) | Manufacture of semiconductor device | |
JPS5364471A (en) | Method of producing silicon nitride barrier on semiconductor substrate | |
JPS5333590A (en) | Production of substrate for semiconductor integrated circuit | |
JPS52149076A (en) | Semiconductor integrated circuit and its preparing method | |
JPS5317068A (en) | Semiconductor device and its production | |
JPS56112743A (en) | Thin film semiconductor device and manufacture thereof | |
JPS5393788A (en) | Production of semiconductor device | |
JPS5379473A (en) | Manufacture of semiconductor device | |
JPS5687339A (en) | Manufacture of semiconductor device | |
JPS5419681A (en) | Dielectric isolating substrate and production of the same | |
JPS53132279A (en) | Production of semiconductor device | |
JPS5210070A (en) | Method for manufacturing silicon semiconductor device | |
JPS5322382A (en) | Production of dielectric isolating substrate | |
JPS57113251A (en) | Manufacture of semiconductor device | |
JPS5314555A (en) | Depositing method of impurity to silicon wafersa | |
JPS5227362A (en) | Formation method of passivation film | |
JPS5243369A (en) | Flat etching method for silicon | |
JPS5259589A (en) | Production of semiconductor device | |
JPS51140474A (en) | Method of fabricating semiconductor crystal |