JPS57106222A - Decoding circuit - Google Patents
Decoding circuitInfo
- Publication number
- JPS57106222A JPS57106222A JP18256780A JP18256780A JPS57106222A JP S57106222 A JPS57106222 A JP S57106222A JP 18256780 A JP18256780 A JP 18256780A JP 18256780 A JP18256780 A JP 18256780A JP S57106222 A JPS57106222 A JP S57106222A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- input
- generate
- signals
- dmi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
- H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
- H04L25/491—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Dc Digital Transmission (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18256780A JPS57106222A (en) | 1980-12-22 | 1980-12-22 | Decoding circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18256780A JPS57106222A (en) | 1980-12-22 | 1980-12-22 | Decoding circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57106222A true JPS57106222A (en) | 1982-07-02 |
JPS6352809B2 JPS6352809B2 (ja) | 1988-10-20 |
Family
ID=16120527
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18256780A Granted JPS57106222A (en) | 1980-12-22 | 1980-12-22 | Decoding circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57106222A (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4983965A (en) * | 1988-12-09 | 1991-01-08 | Hitachi, Ltd. | Demodulation apparatus |
-
1980
- 1980-12-22 JP JP18256780A patent/JPS57106222A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4983965A (en) * | 1988-12-09 | 1991-01-08 | Hitachi, Ltd. | Demodulation apparatus |
Also Published As
Publication number | Publication date |
---|---|
JPS6352809B2 (ja) | 1988-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6467029A (en) | Phase matching circuit | |
JPS57106222A (en) | Decoding circuit | |
JPS5435666A (en) | Timing extraction system | |
JPS6471366A (en) | Coherent digital signal blanking, bi-phase modulation and frequency doubler circuit and methodology | |
JPS5260515A (en) | Intermediate frequency phase compounding device | |
ES480533A1 (es) | Un descodificador estereo perfeccionado. | |
GB1518006A (en) | Frequency-selective signal receiver | |
JPS57129562A (en) | Extracting system of carrier wave | |
JPS57112129A (en) | Latch circuit | |
JPS5679524A (en) | Conversion circuit for duty cycle | |
JPS5728448A (en) | Timing extraction system | |
JPS5710566A (en) | Decoding circuit | |
JPS5523613A (en) | Reproducing system of timing information | |
JPS5713842A (en) | Decoding circuit | |
JPS5785124A (en) | Clock distributing system | |
JPS5558646A (en) | Conversion system of phase division code to nrz code | |
JPS5761328A (en) | Detection circuit of coincidence of changing point of two kinds of clock signal | |
EP0133006A3 (en) | Safe operation proving of electronic circuits | |
JPS57159157A (en) | Digital phase modulation circuit | |
JPS6482722A (en) | Timing clock regeneration system using delay element | |
JPS5689156A (en) | Repeater for digital communication | |
JPS54139367A (en) | Digital carrier wave extraction circuit | |
JPS5761326A (en) | Double frequency generating circuit | |
JPS5746552A (en) | Clock generating circuit of dual system | |
JPS57135555A (en) | Phase continuous fsk modulating circuit |