JPS56744A - Synchronizing type logic circuit - Google Patents
Synchronizing type logic circuitInfo
- Publication number
- JPS56744A JPS56744A JP7586879A JP7586879A JPS56744A JP S56744 A JPS56744 A JP S56744A JP 7586879 A JP7586879 A JP 7586879A JP 7586879 A JP7586879 A JP 7586879A JP S56744 A JPS56744 A JP S56744A
- Authority
- JP
- Japan
- Prior art keywords
- input
- data
- synchronizing
- logic circuit
- emitter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
- H03K3/288—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit
- H03K3/2885—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit the input circuit having a differential configuration
Abstract
PURPOSE:To reduce the power consumption, by synchronizing the current required for the level shift transistor TR of the synchronizing bipolar logic circuit to the clock CK input. CONSTITUTION:When CKphi is input, the differential pair TR3, 4 of common emitter connection and TR1 are responded, and the load voltage corresponding to the data input D is appeared across the resistances 11, 12. During the period of CKphi, TR16, 17 of the current switching means are nonconductive and the data read in are not appeared at the emitter of the level shift TR7, 8. Next, when inversion phi enters, TR16, 17, 7, 8 are conductive and the data appears at the emitter of TR7, 8 and TR5, 6 are latched to output signals Q, Q'. In this case, TR1, 3, 4 are nonconductive and FF circuit is inactive to the change of the input data D. Since current flows to TR7, 8 only at the inversion phi, the power consumption per FF can remarkably be reduced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54075868A JPS6026325B2 (en) | 1979-06-15 | 1979-06-15 | synchronous logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54075868A JPS6026325B2 (en) | 1979-06-15 | 1979-06-15 | synchronous logic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56744A true JPS56744A (en) | 1981-01-07 |
JPS6026325B2 JPS6026325B2 (en) | 1985-06-22 |
Family
ID=13588655
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP54075868A Expired JPS6026325B2 (en) | 1979-06-15 | 1979-06-15 | synchronous logic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6026325B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS621316A (en) * | 1985-06-13 | 1987-01-07 | デイジタル イクイプメント コ−ポレ−シヨン | Digital latch circuit |
US4710472A (en) * | 1985-09-25 | 1987-12-01 | The United States Of America As Represented By The Secretary Of The Navy | Magnetic separation device |
JPS631212A (en) * | 1986-06-20 | 1988-01-06 | Fujitsu Ltd | Ecl circuit |
JPH07101219B2 (en) * | 1986-09-10 | 1995-11-01 | ゴーロッグ、ピーター | Blood test equipment |
-
1979
- 1979-06-15 JP JP54075868A patent/JPS6026325B2/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS621316A (en) * | 1985-06-13 | 1987-01-07 | デイジタル イクイプメント コ−ポレ−シヨン | Digital latch circuit |
US4710472A (en) * | 1985-09-25 | 1987-12-01 | The United States Of America As Represented By The Secretary Of The Navy | Magnetic separation device |
JPS631212A (en) * | 1986-06-20 | 1988-01-06 | Fujitsu Ltd | Ecl circuit |
JPH07101219B2 (en) * | 1986-09-10 | 1995-11-01 | ゴーロッグ、ピーター | Blood test equipment |
Also Published As
Publication number | Publication date |
---|---|
JPS6026325B2 (en) | 1985-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1524129A (en) | Voltage level shift circuits | |
KR920003644A (en) | Master Slave Flip-Flop Circuit | |
CH627616B (en) | VOLTAGE SELECTOR CIRCUIT. | |
JPS56744A (en) | Synchronizing type logic circuit | |
GB1122812A (en) | Binary circuit | |
JPS5544284A (en) | Voltage comparison circuit | |
GB1449000A (en) | Bistable multivibrator circuit | |
JPS6418314A (en) | Logic circuit | |
JPS5534577A (en) | Clock driver circuit | |
JPS5617515A (en) | Flip-flop circuit | |
JPS573431A (en) | Complementary mos logical circuit | |
KR840000940A (en) | Digital transition register | |
JPS5486242A (en) | Nor type decoder circuit | |
SU970651A1 (en) | Flip-flop | |
JPS5694983A (en) | Dc motor drive circuit | |
JPS5487160A (en) | Logic circuit | |
JPS55141826A (en) | Input circuit for integrated circuit | |
SU1319253A1 (en) | Flip-flop | |
GB2027302B (en) | Integrated shift register | |
SU970652A1 (en) | Injection d-flip-flop | |
JPS57106234A (en) | Logical operation circuit | |
JPS5694584A (en) | Cmos random access memory | |
JPS5686527A (en) | Data latch circuit | |
JPS5592022A (en) | Flip flop circuit | |
JPS5469935A (en) | Level converter circuit |