JPS5671894A - Memory storage system - Google Patents
Memory storage systemInfo
- Publication number
- JPS5671894A JPS5671894A JP14616379A JP14616379A JPS5671894A JP S5671894 A JPS5671894 A JP S5671894A JP 14616379 A JP14616379 A JP 14616379A JP 14616379 A JP14616379 A JP 14616379A JP S5671894 A JPS5671894 A JP S5671894A
- Authority
- JP
- Japan
- Prior art keywords
- data
- inversion
- read out
- inverted
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
PURPOSE: To enable to correct for the error at full bit/chip failure production, by reading out the inverted data writing in the same time as conventional data with inversion, if normal data is read out and errors are detected.
CONSTITUTION: When the normal data is read out of the storage device 11 and errors are detected, the most significant bit of the address register 12 is compulsively made to 1 with the error signal from the error detection circuit 14 to change over the readout address of the device 11 to the upper rank address. Thus, the inverting data 13 in which failure is masked with the inversion written in the device 11 at the same time is read out from the device 11. Further, it is inverted at the inversion circuit 13 controlled at the register 12, and correct inversion data is inverted at the production of full bit/chip failure and read out, and it is stored in the data register 15.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14616379A JPS5671894A (en) | 1979-11-12 | 1979-11-12 | Memory storage system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14616379A JPS5671894A (en) | 1979-11-12 | 1979-11-12 | Memory storage system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5671894A true JPS5671894A (en) | 1981-06-15 |
Family
ID=15401547
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14616379A Pending JPS5671894A (en) | 1979-11-12 | 1979-11-12 | Memory storage system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5671894A (en) |
-
1979
- 1979-11-12 JP JP14616379A patent/JPS5671894A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS643897A (en) | Semiconductor storage device | |
| EP0193210A3 (en) | Semiconductor memory device with a built-in test circuit | |
| JPS5694593A (en) | Storage device | |
| KR920010624A (en) | Semiconductor memory device | |
| JPS5625292A (en) | Memory circuit | |
| JPS5671894A (en) | Memory storage system | |
| JPS55125597A (en) | Semiconductor memory circuit | |
| JPS5211829A (en) | Memory control unit | |
| JPS55163697A (en) | Memory device | |
| JPS554757A (en) | Error control system of memory unit | |
| JPS57130291A (en) | Semiconductor nonvolatile read-only storage device | |
| JPS5677985A (en) | Semiconductor memory device | |
| JPS5590000A (en) | Error detection system for memory | |
| JPS5622291A (en) | Bit error correction method for memory | |
| JPS5424612A (en) | Error detecting system of data memory device | |
| JPS55157043A (en) | Information processor | |
| JPS5622292A (en) | Memory element | |
| JPS5694599A (en) | Hard error detection system for memory element | |
| JPS5736500A (en) | Memory check system | |
| JPS6432359A (en) | Memory device | |
| JPS5634194A (en) | Memory unit | |
| JPS5683900A (en) | Buffer recording device | |
| JPS5798197A (en) | Multiplexing memory device | |
| JPS57179996A (en) | Semiconductor storage device | |
| JPS56163600A (en) | Memory control system |