JPS56167342A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS56167342A JPS56167342A JP7056480A JP7056480A JPS56167342A JP S56167342 A JPS56167342 A JP S56167342A JP 7056480 A JP7056480 A JP 7056480A JP 7056480 A JP7056480 A JP 7056480A JP S56167342 A JPS56167342 A JP S56167342A
- Authority
- JP
- Japan
- Prior art keywords
- electrodes
- conductors
- protruded
- adhered
- enhanced
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To enhance producibility of the Schottky barrier type power FET and to contrive to improve integration thereof by a method wherein plural elements being the necessary parts of electrodes protruded thickly are adhered to both faces of plural ribbon type conductors and are arranged dispersedly. CONSTITUTION:At the Schottky barrier type power FET10a being provided with respective electrodes of sources 2, gates, 3 drains 4 on the same main surface of a substrate 1, the necessary parts of respective electrodes are made thick to form protruded electrodes 21, 31 and 41. The three ribbon type conductors 51, 52 and 53 are adhered to respective protruded electrodes of the element 10a to form lead conductors. Then respective protruded electrodes of an element 10b constituted in the same structure with the element 10a are adhered on the upper faces of the conductors 51-53 to complete the FET. Accordingly because connection with wires can be made as needless, producibility can be enhanced, and because the size of the electrodes can be made as minute, integration can be enhanced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7056480A JPS56167342A (en) | 1980-05-26 | 1980-05-26 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7056480A JPS56167342A (en) | 1980-05-26 | 1980-05-26 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56167342A true JPS56167342A (en) | 1981-12-23 |
JPS6113378B2 JPS6113378B2 (en) | 1986-04-12 |
Family
ID=13435154
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7056480A Granted JPS56167342A (en) | 1980-05-26 | 1980-05-26 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56167342A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6469171B2 (en) | 2017-06-14 | 2019-02-13 | ファナック株式会社 | Electric motor control device |
-
1980
- 1980-05-26 JP JP7056480A patent/JPS56167342A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6113378B2 (en) | 1986-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1979000461A1 (en) | Complementary mis-semiconductor integrated circuits | |
JPS56125854A (en) | Integrated circuit | |
JPS56162875A (en) | Semiconductor device | |
DE3785699D1 (en) | SEMICONDUCTOR ARRANGEMENT WITH TWO ELECTRODES SEPARATED BY AN INSULATION LAYER. | |
EP0348916A3 (en) | Mosfet equivalent voltage drive semiconductor device | |
JPS56167342A (en) | Semiconductor device | |
ATE53709T1 (en) | BASE CELL REALIZED IN C-MOS TECHNOLOGY. | |
TW357433B (en) | Semiconductor and manufacturing process | |
DE59813600D1 (en) | VERTICAL IGBT WITH AN SOI STRUCTURE | |
JPS56150858A (en) | Semiconductor device and manufacture thereof | |
JPS56126971A (en) | Thin film field effect element | |
JPS53149770A (en) | Semiconductor device | |
JPS5516480A (en) | Insulating gate electrostatic effect transistor and semiconductor integrated circuit device | |
JPS56114381A (en) | Semiconductor device | |
JPS56133876A (en) | Manufacture of junction type field effect semiconductor device | |
JPS5674940A (en) | Integrated semiconductor device | |
JPS53148395A (en) | Semiconductor memory device | |
JPS5339088A (en) | Insulated gate type field effect semiconductor device | |
JPS52144284A (en) | Semiconductor device | |
JPS57197869A (en) | Semiconductor device | |
JPS5742170A (en) | Field effect transistor | |
JPS57136362A (en) | Semiconductor device | |
JPS5756950A (en) | Manufacture of insulated gate tupe semiconductor integrated ciucuit device | |
Garcia et al. | Thin-film integrated injection logic | |
JPS5522882A (en) | Semiconductor device |