JPS56159745A - Information processor - Google Patents

Information processor

Info

Publication number
JPS56159745A
JPS56159745A JP6363980A JP6363980A JPS56159745A JP S56159745 A JPS56159745 A JP S56159745A JP 6363980 A JP6363980 A JP 6363980A JP 6363980 A JP6363980 A JP 6363980A JP S56159745 A JPS56159745 A JP S56159745A
Authority
JP
Japan
Prior art keywords
refresh
returned
contents
memory
modules
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6363980A
Other languages
Japanese (ja)
Other versions
JPS6238741B2 (en
Inventor
Shinji Nishibe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP6363980A priority Critical patent/JPS56159745A/en
Publication of JPS56159745A publication Critical patent/JPS56159745A/en
Publication of JPS6238741B2 publication Critical patent/JPS6238741B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

PURPOSE:To diagnose a memory bus, etc., in a refresh operation period, by providing a CPU with a priority processing circuit. CONSTITUTION:A refresh control circuit 26 outputs a refresh operation request signal REF to a main memory 22, composed of elements DRAM, at constant intervals. This signal has higher priority than memory access request signals outputted from active modules 241-24n. Once the signal REF is accepted by a priority processing circuit 27, a memory access control circuit 28 outputs a refresh start signal to the main memory 22, which is returned by modules 241-24n via a refresh acceptance signal line 29. In a CPU21, on the other hand, the contents of an address register are held and also sent out to modules 241-24n via a memory bus 25 to be returned there. The CPU compares the returned contents with the previoulsy held contents of the register to diagnose a bus.
JP6363980A 1980-05-14 1980-05-14 Information processor Granted JPS56159745A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6363980A JPS56159745A (en) 1980-05-14 1980-05-14 Information processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6363980A JPS56159745A (en) 1980-05-14 1980-05-14 Information processor

Publications (2)

Publication Number Publication Date
JPS56159745A true JPS56159745A (en) 1981-12-09
JPS6238741B2 JPS6238741B2 (en) 1987-08-19

Family

ID=13235120

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6363980A Granted JPS56159745A (en) 1980-05-14 1980-05-14 Information processor

Country Status (1)

Country Link
JP (1) JPS56159745A (en)

Also Published As

Publication number Publication date
JPS6238741B2 (en) 1987-08-19

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
JPS57105879A (en) Control system for storage device
US4575826B1 (en)
JPS56159745A (en) Information processor
JPS56159746A (en) Information processor
JPS5757370A (en) Access control system
KR850700166A (en) Improvements in or about a computer system
JPS57130291A (en) Semiconductor nonvolatile read-only storage device
JPS6478362A (en) One connection preparation of several data processors for central clock control multi-line system
JPS5642868A (en) Access method for common memory in multiprocessor system
JPS57141762A (en) Memory extending system
ES8301540A1 (en) Shared use of microprocessor memory fields.
JPS5783839A (en) Control system for interruption request priority
JPS5226128A (en) Refresh control system in storage device
ES8103407A1 (en) Data processing system
JPS559278A (en) Constitution system of bus line for information processor
JPS5750378A (en) Control system of data processor
JPS57168318A (en) Data transmitting device
JPS5770484A (en) Measuring system for throughput
JPS56163581A (en) Memory refreshing system
JPS56143069A (en) Bus coupling system
JPS56156999A (en) Storage device
JPS6415858A (en) Multi-processor system
JPS5434728A (en) Input/output control system
JPS55108068A (en) Memory control system