JPS56158467A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS56158467A
JPS56158467A JP6431080A JP6431080A JPS56158467A JP S56158467 A JPS56158467 A JP S56158467A JP 6431080 A JP6431080 A JP 6431080A JP 6431080 A JP6431080 A JP 6431080A JP S56158467 A JPS56158467 A JP S56158467A
Authority
JP
Japan
Prior art keywords
contact region
elements
faced
generation
bonding pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6431080A
Other languages
Japanese (ja)
Other versions
JPS6239820B2 (en
Inventor
Natsuo Tsubouchi
Haruhiko Abe
Hiroji Harada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP6431080A priority Critical patent/JPS56158467A/en
Publication of JPS56158467A publication Critical patent/JPS56158467A/en
Publication of JPS6239820B2 publication Critical patent/JPS6239820B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • H01L23/556Protection against radiation, e.g. light or electromagnetic waves against alpha rays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Wire Bonding (AREA)
  • Semiconductor Memories (AREA)

Abstract

PURPOSE:To prevent the generation of a soft error caused by alpha rays by a method wherein the first element having a contact region inside a bonding pad and the second element having a contact region on the circumferential section are faced each other and their contact regions are connected and coupled. CONSTITUTION:A contact region 4 consisting of copper plating is provided on the inside of the bonding pad 2 on the first element 1. After a contact region 7 has been provided on the circumferential section of the second element 6, a connecting material 8 consisting of a solder ball is formed on the contact region 7. Then, the first and the second elements are faced each other, are arranged in such manner that the contact region 4 and the connecting material 8 are coincided, a heat treatment is performed and then a welding and a coupling works are performed. After the composite element has been fusion welded on a supporting base 5, the element is connected to a package using a wire 3. Through these procedures, the circuit on the elements can be shielded using the substrate sections of both elements and the generation of the soft error caused by the alpha rays of an MOS dynamic memory can be prevented.
JP6431080A 1980-05-12 1980-05-12 Semiconductor device Granted JPS56158467A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6431080A JPS56158467A (en) 1980-05-12 1980-05-12 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6431080A JPS56158467A (en) 1980-05-12 1980-05-12 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS56158467A true JPS56158467A (en) 1981-12-07
JPS6239820B2 JPS6239820B2 (en) 1987-08-25

Family

ID=13254530

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6431080A Granted JPS56158467A (en) 1980-05-12 1980-05-12 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS56158467A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5988864A (en) * 1982-11-12 1984-05-22 Matsushita Electric Ind Co Ltd Manufacture of semiconductor device
US6208018B1 (en) 1997-05-29 2001-03-27 Micron Technology, Inc. Piggyback multiple dice assembly
US6682954B1 (en) 1996-05-29 2004-01-27 Micron Technology, Inc. Method for employing piggyback multiple die #3
US6900528B2 (en) 2001-06-21 2005-05-31 Micron Technology, Inc. Stacked mass storage flash memory package

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51102566A (en) * 1975-03-07 1976-09-10 Suwa Seikosha Kk Shusekikairo
JPS5339068A (en) * 1976-09-22 1978-04-10 Hitachi Ltd Semiconductor device
JPS5365063A (en) * 1976-11-22 1978-06-10 Nec Corp Semiconductor device
JPS5552246A (en) * 1978-10-13 1980-04-16 Mitsubishi Electric Corp Semiconductor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51102566A (en) * 1975-03-07 1976-09-10 Suwa Seikosha Kk Shusekikairo
JPS5339068A (en) * 1976-09-22 1978-04-10 Hitachi Ltd Semiconductor device
JPS5365063A (en) * 1976-11-22 1978-06-10 Nec Corp Semiconductor device
JPS5552246A (en) * 1978-10-13 1980-04-16 Mitsubishi Electric Corp Semiconductor device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5988864A (en) * 1982-11-12 1984-05-22 Matsushita Electric Ind Co Ltd Manufacture of semiconductor device
US6682954B1 (en) 1996-05-29 2004-01-27 Micron Technology, Inc. Method for employing piggyback multiple die #3
US6208018B1 (en) 1997-05-29 2001-03-27 Micron Technology, Inc. Piggyback multiple dice assembly
US6900528B2 (en) 2001-06-21 2005-05-31 Micron Technology, Inc. Stacked mass storage flash memory package
US7262506B2 (en) 2001-06-21 2007-08-28 Micron Technology, Inc. Stacked mass storage flash memory package
US7375419B2 (en) 2001-06-21 2008-05-20 Micron Technology, Inc. Stacked mass storage flash memory package
US7704794B2 (en) 2001-06-21 2010-04-27 Micron Technology, Inc. Method of forming a semiconductor device
US7999378B2 (en) 2001-06-21 2011-08-16 Round Rock Research, Llc Semiconductor devices including semiconductor dice in laterally offset stacked arrangement
US7998792B2 (en) 2001-06-21 2011-08-16 Round Rock Research, Llc Semiconductor device assemblies, electronic devices including the same and assembly methods
US8049342B2 (en) 2001-06-21 2011-11-01 Round Rock Research, Llc Semiconductor device and method of fabrication thereof

Also Published As

Publication number Publication date
JPS6239820B2 (en) 1987-08-25

Similar Documents

Publication Publication Date Title
JPH09205163A (en) Semiconductor packaging structure and formation of semiconductor package
MY114602A (en) Semiconductor device
JPS56158467A (en) Semiconductor device
JPS55118643A (en) Wire bonding process
JPS57126154A (en) Lsi package
JPS6486543A (en) Semiconductor mounting cooling structure
JPS6459947A (en) Semiconductor device
JP3119649B2 (en) Semiconductor device having heat dissipation structure on both sides and method of manufacturing the same
JPS57133651A (en) Semiconductor integrated circuit device
JPS57136352A (en) Semiconductor device of resin potted type
JPS647645A (en) Semiconductor device and manufacture thereof
JPS57115850A (en) Chip carrier for semiconductor ic
CN220895502U (en) Package structure for fixing chip on lead
JPS5694753A (en) Correction method of semiconductor ic chip mounted substrate
JPS5688343A (en) Multichip type semiconductor package
JPS57164552A (en) Lead-frame for semiconductor device
JPS57204154A (en) Structure of chip carrier
KR100197876B1 (en) Semiconductor package and method of manufacturing the same
MY106858A (en) Resin sealing type semiconductor device in which a very small semiconductor chip is sealed in package with resin.
JPS5778146A (en) Integrated circuit device
CN117038624A (en) Package structure and method for fixing chip on lead
JPS5737840A (en) Resin sealing type semiconductor device
JPS6386442A (en) Ic chip for tab
GB2244176B (en) Method and apparatus for forming a conductive pattern on an integrated circuit
JPS5760597A (en) Storage device