JPS56143063A - Common storage protection system - Google Patents

Common storage protection system

Info

Publication number
JPS56143063A
JPS56143063A JP4447280A JP4447280A JPS56143063A JP S56143063 A JPS56143063 A JP S56143063A JP 4447280 A JP4447280 A JP 4447280A JP 4447280 A JP4447280 A JP 4447280A JP S56143063 A JPS56143063 A JP S56143063A
Authority
JP
Japan
Prior art keywords
memory
write
register
protection
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4447280A
Other languages
Japanese (ja)
Inventor
Yokichi Ono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP4447280A priority Critical patent/JPS56143063A/en
Publication of JPS56143063A publication Critical patent/JPS56143063A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Multi Processors (AREA)

Abstract

PURPOSE:To simplify the common memory protection management, by providing a plurality of interface IF devices connected to the common memory device with the memory protection lock memory individually and managing the memory independently. CONSTITUTION:The memory device 1 is commonly used for computers 3a-3c via IF devices 2a-2c. The computer 3 sets the write-in address to the address register 21 of the IF device 2, write-in data to the data register 22, and protection key at data write-in to the protection key register 23. The protection lock is read out from the protection lock memory 26 according to the content of the register 21, and the content of the register 23 is compared with it at the comparison circuit 25. As a result of comparison, if it is judged as write-in possible, the access to the device 1 is requested, and when the use of bus is permitted with the bus controller 4, data is written in the address set in the memory 15. If judged as write-in impossible the access request to the device 1 is inhibited, the write-in impossible signal is fed to the memory protection detecting circuit 24 and error is reported to the computer 3.
JP4447280A 1980-04-04 1980-04-04 Common storage protection system Pending JPS56143063A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4447280A JPS56143063A (en) 1980-04-04 1980-04-04 Common storage protection system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4447280A JPS56143063A (en) 1980-04-04 1980-04-04 Common storage protection system

Publications (1)

Publication Number Publication Date
JPS56143063A true JPS56143063A (en) 1981-11-07

Family

ID=12692450

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4447280A Pending JPS56143063A (en) 1980-04-04 1980-04-04 Common storage protection system

Country Status (1)

Country Link
JP (1) JPS56143063A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01307851A (en) * 1988-06-07 1989-12-12 Fujitsu Ltd Storage control system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01307851A (en) * 1988-06-07 1989-12-12 Fujitsu Ltd Storage control system

Similar Documents

Publication Publication Date Title
CA1315007C (en) Virtual input/output commands
EP0022829B1 (en) Data processing system
JPS6235702B2 (en)
CA1273123C (en) Vector access control system
RU2072553C1 (en) Personal computer system
US5089953A (en) Control and arbitration unit
JPS56143063A (en) Common storage protection system
GB1536436A (en) Memory reconfiguration device
JPS649563A (en) Interprocessor data transfer system
US5734481A (en) Copying apparatus for carrying out a copying operation between an active section and a stand-by section
JPS576951A (en) Error logging system
JPS56129964A (en) Duplicate file control system
JPS56157520A (en) Dma system without cycle steal
KR0171771B1 (en) Address bus lock control apparatus of computer system
KR920004398B1 (en) A system and a method for setting memory structure by firmware automatically
JPS57152600A (en) Duplicating system of memory device
KR900006844A (en) I / O device of operation control device
JPS6020779B2 (en) Composite computer system
JPH0683488A (en) Reset control circuit
JPS5786968A (en) Doubled computer system
KR930007468B1 (en) Input/output matching method for a large method
JPH04337851A (en) Memory access system
JPS57168318A (en) Data transmitting device
JPS5577072A (en) Buffer memory control system
JPS5733498A (en) Control system of main storage