GB1536436A - Memory reconfiguration device - Google Patents
Memory reconfiguration deviceInfo
- Publication number
- GB1536436A GB1536436A GB3060376A GB3060376A GB1536436A GB 1536436 A GB1536436 A GB 1536436A GB 3060376 A GB3060376 A GB 3060376A GB 3060376 A GB3060376 A GB 3060376A GB 1536436 A GB1536436 A GB 1536436A
- Authority
- GB
- United Kingdom
- Prior art keywords
- memory
- address
- module
- bits
- spare
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/76—Masking faults in memories by using spares or by reconfiguring using address translation or modifications
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
1536436 Memory system INTERNATIONAL STANDARD ELECTRIC CORP 22 July 1976 [28 July 1975] 30603/76 Heading G4A A memory system for connection to one or more processors via respective buses includes a plurality of memory blocks each formed by a plurality of memory modules one of which is a spare, and a plurality of controllers, one for each memory block, each controller having means to store the address of a module and data indicating whether that module is to be replaced by the spare module and means responsive to a memory address and the stored data to select the addressed or the spare module as appropriate. As described the memory has 4 blocks (2 address bits), each of 16 modules (4 address bits), each storing 16 pages (4 address bits) each of 512 words (9 address bits). Each controller is accessed by the block address bits to store the access request, and a circuit selects the highest priority stored access request, the module and page address bits of which access a lock memory storing read and write memory protection keys (which may be different) for each page in the memory block. The address and the data supplied to or from the memory are parity checked, any error in either memory protection or parity causing the controller to send an error signal. The lock data may be accessed and modified by processor commands which can also cause a module address (4-bits) and a reconfiguration bit to be stored in a memory 61 when one of the modules is to be replaced by the spare module. The appropriate 4 bits of an incoming memory address AD15-AD18 are compared, 62, with the stored reconfiguration address and if the comparison is positive C, if the reconfiguration bit indicates replacement S, and if the memory is not undergoing refreshing SELR, the replacement module is selected, Sp. Otherwise the addressed module S00-S15 is selected. An arrangement is provided, 66, which in the presence of a command bit DI12, exchanges the two halves of an addressed module by selectively complementing the highest order page address bit A19.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7523418A FR2319953A1 (en) | 1975-07-28 | 1975-07-28 | MEMORY RECONFIGURATION DEVICE |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1536436A true GB1536436A (en) | 1978-12-20 |
Family
ID=9158412
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB3060376A Expired GB1536436A (en) | 1975-07-28 | 1976-07-22 | Memory reconfiguration device |
Country Status (3)
Country | Link |
---|---|
BE (1) | BE844571A (en) |
FR (1) | FR2319953A1 (en) |
GB (1) | GB1536436A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2227861A (en) * | 1989-02-03 | 1990-08-08 | Int Computers Ltd | Data processing system |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4130886A (en) * | 1976-12-27 | 1978-12-19 | Rca Corporation | Circuit for rearranging word bits |
DE2823457C2 (en) * | 1978-05-30 | 1982-12-30 | Standard Elektrik Lorenz Ag, 7000 Stuttgart | Circuit arrangement for error monitoring of a memory of a digital computer system |
US4321667A (en) * | 1979-10-31 | 1982-03-23 | International Business Machines Corp. | Add-on programs with code verification and control |
DE3032630C2 (en) * | 1980-08-29 | 1983-12-22 | Siemens AG, 1000 Berlin und 8000 München | Semiconductor memory from memory modules with redundant memory areas and method for its operation |
US4507730A (en) * | 1981-10-01 | 1985-03-26 | Honeywell Information Systems Inc. | Memory system with automatic memory configuration |
US4872166A (en) * | 1986-09-10 | 1989-10-03 | Nec Corporation | Information processing system capable of reducing invalid memory operations by detecting an error in a main memory |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3312947A (en) * | 1963-12-31 | 1967-04-04 | Bell Telephone Labor Inc | Plural memory system with internal memory transfer and duplicated information |
BE789991A (en) * | 1971-10-12 | 1973-04-12 | Siemens Ag | LOGIC DEVICE, IN PARTICULAR DECODER WITH REDUNDANT ELEMENTS |
FR2217769B1 (en) * | 1973-02-09 | 1984-03-09 | Cii Honeywell Bull |
-
1975
- 1975-07-28 FR FR7523418A patent/FR2319953A1/en active Granted
-
1976
- 1976-07-22 GB GB3060376A patent/GB1536436A/en not_active Expired
- 1976-07-28 BE BE2055208A patent/BE844571A/en unknown
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2227861A (en) * | 1989-02-03 | 1990-08-08 | Int Computers Ltd | Data processing system |
GB2227861B (en) * | 1989-02-03 | 1992-10-28 | Int Computers Ltd | Data processing system |
Also Published As
Publication number | Publication date |
---|---|
FR2319953B1 (en) | 1979-08-24 |
FR2319953A1 (en) | 1977-02-25 |
BE844571A (en) | 1977-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7133960B1 (en) | Logical to physical address mapping of chip selects | |
US4386402A (en) | Computer with dual vat buffers for accessing a common memory shared by a cache and a processor interrupt stack | |
US4809234A (en) | Memory device including memories having different capacities | |
GB1532798A (en) | Computer memory systems | |
GB1532278A (en) | Data processing system and memory module therefor | |
ES8609770A1 (en) | Memory access control system. | |
GB1504602A (en) | Word organized random access memory systems | |
GB1316290A (en) | Data stores | |
KR890007169A (en) | Buffer memory controller | |
CA1273123C (en) | Vector access control system | |
GB1536436A (en) | Memory reconfiguration device | |
GB1264167A (en) | ||
US3845425A (en) | Method and apparatus for providing conditional and unconditional access to protected memory storage locations | |
GB1386227A (en) | Memory arrangement for a computer | |
US4495565A (en) | Computer memory address matcher and process | |
GB1457030A (en) | Data processing system | |
GB1142290A (en) | Data processing system with improved subsystem communication | |
GB1296966A (en) | ||
JPS55108027A (en) | Processor system | |
US5734481A (en) | Copying apparatus for carrying out a copying operation between an active section and a stand-by section | |
GB1046357A (en) | Word "selecting system" for data storage arrangement | |
KR900009212Y1 (en) | Address control apparatus | |
JPS5412373B2 (en) | ||
ES2038928A2 (en) | Access processing system in information processor | |
JPS56143063A (en) | Common storage protection system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
746 | Register noted 'licences of right' (sect. 46/1977) | ||
PCNP | Patent ceased through non-payment of renewal fee |