JPS56135243A - Microprogram controller - Google Patents
Microprogram controllerInfo
- Publication number
- JPS56135243A JPS56135243A JP3748980A JP3748980A JPS56135243A JP S56135243 A JPS56135243 A JP S56135243A JP 3748980 A JP3748980 A JP 3748980A JP 3748980 A JP3748980 A JP 3748980A JP S56135243 A JPS56135243 A JP S56135243A
- Authority
- JP
- Japan
- Prior art keywords
- devices
- geop
- microinstructions
- same time
- increase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/28—Enhancement of operational speed, e.g. by using several microcontrol devices operating in parallel
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Abstract
PURPOSE:To increase a processing speed in a plurality of arithmetic units and a plurality of microinstruction means which control said units by starting those microinstruction means at the same time. CONSTITUTION:Control storage 12 which controls floating-point arithmetic device F5, and control storage 14 which controls fixed-point arithmetic device G4 are provided. Two microinstructions of devices G and F are given processing end bits GEOP and FEOP, and when bits EIP appear, information fetch from instruction decoder I to the corresponding devices is controlled. On the other hand, only bit GEOP is provided with the capability of controlling the completion of instruction fetch to device I and interruption. Thus, microinstructions of devices 4 and 5 are started at the same time to increase the processing speed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3748980A JPS56135243A (en) | 1980-03-26 | 1980-03-26 | Microprogram controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3748980A JPS56135243A (en) | 1980-03-26 | 1980-03-26 | Microprogram controller |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56135243A true JPS56135243A (en) | 1981-10-22 |
JPS6226487B2 JPS6226487B2 (en) | 1987-06-09 |
Family
ID=12498926
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3748980A Granted JPS56135243A (en) | 1980-03-26 | 1980-03-26 | Microprogram controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56135243A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59163640A (en) * | 1983-03-09 | 1984-09-14 | Panafacom Ltd | Data processing system |
JPS6349843A (en) * | 1986-08-18 | 1988-03-02 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | Reduction instruction set computer |
JPH01310445A (en) * | 1988-06-08 | 1989-12-14 | Nippon Telegr & Teleph Corp <Ntt> | Parallel arithmetic processor |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5168749A (en) * | 1974-12-11 | 1976-06-14 | Fujitsu Ltd | |
JPS5479533A (en) * | 1977-12-07 | 1979-06-25 | Nec Corp | Data processing unit |
-
1980
- 1980-03-26 JP JP3748980A patent/JPS56135243A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5168749A (en) * | 1974-12-11 | 1976-06-14 | Fujitsu Ltd | |
JPS5479533A (en) * | 1977-12-07 | 1979-06-25 | Nec Corp | Data processing unit |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59163640A (en) * | 1983-03-09 | 1984-09-14 | Panafacom Ltd | Data processing system |
JPS6349843A (en) * | 1986-08-18 | 1988-03-02 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | Reduction instruction set computer |
JPH01310445A (en) * | 1988-06-08 | 1989-12-14 | Nippon Telegr & Teleph Corp <Ntt> | Parallel arithmetic processor |
Also Published As
Publication number | Publication date |
---|---|
JPS6226487B2 (en) | 1987-06-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0137191A3 (en) | Virtual machine system controller | |
EP0184158A3 (en) | Control unit for a microprogrammable processor | |
JPS56135243A (en) | Microprogram controller | |
JPS5730033A (en) | Data processor | |
JPS5750050A (en) | Microprogram control type electronic computer | |
JPS57169853A (en) | Arithmetic controlling system | |
JPS5533238A (en) | Microprogrm control system | |
JPS54152938A (en) | Microprogram pipeline register control system | |
JPS5790733A (en) | Bus controlling system | |
JPS5729150A (en) | Method and device for arithmetic control | |
JPS54530A (en) | Reference control unit of memory | |
JPS57113171A (en) | System constitution control system | |
JPS57161940A (en) | Central processing device | |
JPS57209542A (en) | Microprogram controlling system | |
JPS5679347A (en) | Control device equipped with hierarchical common memory | |
JPS5247341A (en) | Data processing unit | |
JPS569803A (en) | Sequence controller | |
JPS5720844A (en) | Arithmetic controller | |
JPS55962A (en) | Programmable sequence controller | |
JPS5739449A (en) | Microprogram control device | |
JPS5532180A (en) | Sequence controller capable of connecting plurality of external equipments | |
JPS5530756A (en) | Small size electronic calculator | |
JPS56114046A (en) | Repetitive operation system | |
JPS53132242A (en) | Microprogram control unit | |
JPS52153348A (en) | Channel control system |