JPS56120280A - Interpolation device for synchronizing signal - Google Patents

Interpolation device for synchronizing signal

Info

Publication number
JPS56120280A
JPS56120280A JP2275380A JP2275380A JPS56120280A JP S56120280 A JPS56120280 A JP S56120280A JP 2275380 A JP2275380 A JP 2275380A JP 2275380 A JP2275380 A JP 2275380A JP S56120280 A JPS56120280 A JP S56120280A
Authority
JP
Japan
Prior art keywords
circuit
distortion
signal
interpolation
skew distortion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2275380A
Other languages
Japanese (ja)
Inventor
Yoshizumi Wataya
Yasushi Yude
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2275380A priority Critical patent/JPS56120280A/en
Publication of JPS56120280A publication Critical patent/JPS56120280A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/91—Television signal processing therefor
    • H04N5/93—Regeneration of the television signal or of selected parts thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Signal Processing For Recording (AREA)

Abstract

PURPOSE:To prevent the distortion of monitor picture, by taking phase modulation for interpolation synchronizing signal according to the amount of skew distortion before one field. CONSTITUTION:The output of a synchronizing separation circuit 2 is fed to phase locked loops 3-6. The skew distortion pickup circuit 12 holds the output signal of a storage circuit 4 for one field with the output signal of a pickup pulse generating circuit 11. The phase modulation circuit 13 changes the phase of the output of VCO5 according to the amount of skew distortion of the circuit 12. Thus, the synchronizing signal in the video signal for the synchronizing signal interpolation circuit 9 has a skew distortion at the start of the interpolating period and no skew distortion is caused at the end of interpolation period. When this signal is input to a monitor receiver, since the horizontal AFC circuit for receiver completes the response in the interpolation period, no distortion accompanied with the skew distortion can be caused on the screen.
JP2275380A 1980-02-27 1980-02-27 Interpolation device for synchronizing signal Pending JPS56120280A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2275380A JPS56120280A (en) 1980-02-27 1980-02-27 Interpolation device for synchronizing signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2275380A JPS56120280A (en) 1980-02-27 1980-02-27 Interpolation device for synchronizing signal

Publications (1)

Publication Number Publication Date
JPS56120280A true JPS56120280A (en) 1981-09-21

Family

ID=12091442

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2275380A Pending JPS56120280A (en) 1980-02-27 1980-02-27 Interpolation device for synchronizing signal

Country Status (1)

Country Link
JP (1) JPS56120280A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6110392A (en) * 1984-06-26 1986-01-17 Sony Corp Recorder

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6110392A (en) * 1984-06-26 1986-01-17 Sony Corp Recorder
JPH0574996B2 (en) * 1984-06-26 1993-10-19 Sony Corp

Similar Documents

Publication Publication Date Title
JPS54105920A (en) Picture display device
JPS5280734A (en) Tv picture receiver
JPS5290225A (en) Television clock
JPS54112122A (en) Picture display unit
JPS56120280A (en) Interpolation device for synchronizing signal
JPS558161A (en) Clock generation circuit
JPS54124633A (en) Display circuit of television receiver
GB1486467A (en) Circuit arrangement for evaluation of pictures
JPS5625874A (en) Horizontal afc unit
JPS52136518A (en) Video signal processing circuit
JPS54159818A (en) Delay circuit
JPS5510277A (en) Agc circuit
JPS52103914A (en) Television
JPS54144128A (en) Jitter restriction unit for character broadcast receiver
JPS52108723A (en) Television image receiver
JPS56138365A (en) Jitter measurement device
JPS56166675A (en) Television ghost eliminator
JPS56138363A (en) Jitter measurement device
GB1486200A (en) Apparatus for recording television pictures with audio recorders
JPS6417259A (en) Magnetic recording and reproducing device
JPS54108525A (en) Index-signal processor of beam index type picture receiver
JPS6489679A (en) Pll circuit for television synchronizing signal
JPS5263616A (en) Time axis converter
JPS53139918A (en) Television receiver with clock
JPS5397724A (en) Television picture receiver possessing waveform display function