JPS56115034A - Push-pull circuit - Google Patents

Push-pull circuit

Info

Publication number
JPS56115034A
JPS56115034A JP1763380A JP1763380A JPS56115034A JP S56115034 A JPS56115034 A JP S56115034A JP 1763380 A JP1763380 A JP 1763380A JP 1763380 A JP1763380 A JP 1763380A JP S56115034 A JPS56115034 A JP S56115034A
Authority
JP
Japan
Prior art keywords
gate
output
supplied
input signal
fett31
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1763380A
Other languages
Japanese (ja)
Inventor
Hiroyuki Yanaka
Hideyo Kanayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP1763380A priority Critical patent/JPS56115034A/en
Publication of JPS56115034A publication Critical patent/JPS56115034A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008Arrangements for reducing power consumption
    • H03K19/0013Arrangements for reducing power consumption in field effect transistor circuits

Abstract

PURPOSE:To avoid a voltage drop as well as an increment of calorific value, by preventing a simultaneous conduction of two units of MOSFETs when the input signal of the circuit varies. CONSTITUTION:The output of the OR gate 34 is supplied to the gate electrode of the P type MOSFETT31, and the output of the AND gate 35 is supplied to the gate electrode of N type MOSFETT32 respectively. the input signal and the output of the delay gate 33 are supplied to the inputs of the gates 34 and 35. In such constitution of circuit, the FETT31 conducts while the output of the gate 34 is at a low level, and the FETT32 conducts while the output of the gate 35 is at a high level. Accordingly, a simultaneous conduction is avoided for both the FETT31 and T32 when the input signal of the circuit varies. As a result, no useless current flows between the both power sources to prevent both the voltage drop and an increment of calorific value. Thus the fault affecting other circuits can be eliminated.
JP1763380A 1980-02-15 1980-02-15 Push-pull circuit Pending JPS56115034A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1763380A JPS56115034A (en) 1980-02-15 1980-02-15 Push-pull circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1763380A JPS56115034A (en) 1980-02-15 1980-02-15 Push-pull circuit

Publications (1)

Publication Number Publication Date
JPS56115034A true JPS56115034A (en) 1981-09-10

Family

ID=11949263

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1763380A Pending JPS56115034A (en) 1980-02-15 1980-02-15 Push-pull circuit

Country Status (1)

Country Link
JP (1) JPS56115034A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6195615A (en) * 1984-10-16 1986-05-14 Matsushita Electric Ind Co Ltd Driver circuit
JPS61256390A (en) * 1985-05-10 1986-11-13 松下電器産業株式会社 Control pulse generation circuit for driving liquid crystal
JPS62109429A (en) * 1985-11-07 1987-05-20 Rohm Co Ltd C-mos circuit
JPS62166615A (en) * 1986-01-18 1987-07-23 Sanyo Electric Co Ltd Cmos buffer
JPS62216416A (en) * 1986-03-08 1987-09-24 Fujitsu Ltd Output circuit
JPS62225026A (en) * 1986-03-26 1987-10-03 Mitsubishi Electric Corp Output buffer circuit

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6195615A (en) * 1984-10-16 1986-05-14 Matsushita Electric Ind Co Ltd Driver circuit
JPS61256390A (en) * 1985-05-10 1986-11-13 松下電器産業株式会社 Control pulse generation circuit for driving liquid crystal
JPS62109429A (en) * 1985-11-07 1987-05-20 Rohm Co Ltd C-mos circuit
JPS62166615A (en) * 1986-01-18 1987-07-23 Sanyo Electric Co Ltd Cmos buffer
JPS62216416A (en) * 1986-03-08 1987-09-24 Fujitsu Ltd Output circuit
JPS62225026A (en) * 1986-03-26 1987-10-03 Mitsubishi Electric Corp Output buffer circuit

Similar Documents

Publication Publication Date Title
JPS52111648A (en) Constant voltage circuit
JPS56115034A (en) Push-pull circuit
JPS5745717A (en) Signal change detector
AU566128B2 (en) Sample and hold circuit
JPS5725724A (en) Interface circuit
JPS56107627A (en) Pulse generating circuit
JPS5776916A (en) Output circuit
JPS56155419A (en) Control circuit for loaded alternating current
JPS57125525A (en) Logical circuit
JPS57152711A (en) Differential single end converting circuit
JPS5587470A (en) Substrate bias circuit of mos integrated circuit
JPS56103537A (en) Level converting circuit
JPS5776923A (en) Signal input circuit
JPS57133707A (en) Bias circuit for power amplifier
JPS54148365A (en) Buffer circuit
JPS56156023A (en) Complementary field effect transistor input circuit
JPS5731300A (en) Matrix circuit
JPS57101406A (en) Mos analog signal amplifying circuit
JPS57203332A (en) Lsi input circuit
JPS5794984A (en) Semiconductor storage device
JPS5793573A (en) Mis semiconductor device
JPS56140721A (en) Voltage comparator
JPS57162834A (en) Pulse generating circuit
JPS56110341A (en) Complementary inverter circuit
JPS575432A (en) Delay time variable type logical gate circuit